- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5991A (Integrated Device Technology, Inc.) PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PDF资料下载
参数资料
| 型号： | IDT5991A |
| 厂商： | Integrated Device Technology, Inc. |
| 英文描述： | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| 中文描述： | 可编程相偏PLL时钟驱动器TURBOCLOCK |
| 文件页数： | 2/8页 |
| 文件大小： | 67K |
| 代理商： | IDT5991A |
2
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5991A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
PIN CONFIGURATION
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
ABSOLUTE MAX IMUM RATINGS
(1)
Symbol
Description
Supply Voltage to Ground
V
I
DC Input Voltage
T
J
Junction Temperature
T
STG
Storage Temperature
Max
Unit
V
V
°C
°C
–0.5 to +7
–0.5 to +7
150
–65 to +150
NOTE:
1. Capacitance applies to all inputs except TEST, FS, and nF1:0.
CAPACITANCE
(T
A
= +25°C, f = 1MHz, V
IN
= 0V)
Parameter
Description
C
IN
Input Capacitance
Typ.
5
Max.
7
Unit
pF
PIN DESCRIPTION
Pin Name
REF
FB
TEST
(1)
Type
IN
IN
IN
Description
Reference Clock Input
Feedback Input
When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew selections (see Control
Summary Table) remain in effect. Set LOW for normal operation.
Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q
0
and 3Q
1
) in a LOW state - 3Q
0
and 3Q
1
may be used as
the feedback signal to maintain phase lock. When TEST is held at MID level and GND/
sOE
is HIGH, the nF[
1:0
] pins act as output disable
controls for individual banks when nF[
1:0
] = LL. Set GND/
sOE
LOW for normal operation.
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
reference clock.
3-level inputs for selecting 1 of 9 skew taps or frequency functions
Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.)
Four banks of two outputs with programmable skew
Power supply for output buffers
Power supply for phase locked loop and other internal circuitry
Ground
GND/
sOE
(1)
IN
V
CCQ
/PE
IN
nF[
1:0
]
FS
nQ[
1:0
]
V
CCN
V
CCQ
GND
IN
IN
OUT
PWR
PWR
PWR
NOTE:
1.When TEST = MID and GND/
sOE
= HIGH, PLL remains active with nF[
1:0
] = LL functioning as an output disable control for individual output banks. Skew selections remain
in effect unless nF[
1:0
] = LL.
PLCC
TOP VIEW
Output skew with respect to the REF input is adjustable to compensate
for PCB trace delays, backplane propagation delays or to accommodate
requirements for special timng relationships between clocked compo-
nents. Skew is selectable as a multiple of a time unit t
U
which is of the
order of a nanosecond (see PLL Programmable Skew Range and Resolution
Table). There are nine skew configurations available for each output
pair. These configurations are chosen by the nF
1:0
control pins. In order
to mnimze the number of control pins, 3-level inputs (HIGH-MID-LOW)
are used, they are intended for but not restricted to hard-wiring. Undriven
3-level inputs default to the MID level. Where programmable skew is
not a requirement, the control pins can be left open for the zero skew
default setting. The Control Summary Table shows how to select specific
skew taps by using the nF
1:0
control pins.
PROGRAMMABLE SK EW
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
3F
1
4F
0
4F
1
V
CCQ
/PE
4Q
1
4Q
0
GND
GND
2F
0
GND/sOE
1F
1
1F
0
1Q
0
1Q
1
GND
GND
4
3
2
1
32
31
30
14
15
16
17
18
19
20
3
0
F
R
G
T
2
1
3
1
3
0
F
2
1
2
0
V
CCN
V
C
V
C
V
C
V
CCN
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5991A-2JI | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5991A-5JI | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5T2010 | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010BBI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010NLI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5991A-2J | 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC |
| IDT5991A-2JG | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-2JG8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-5JGI | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-5JGI8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
发布紧急采购，3分钟左右您将得到回复。