- 您现在的位置：买卖IC网 > PDF目录4089 > IDT7005L55J8 (IDT, Integrated Device Technology Inc)IC SRAM 64KBIT 55NS 68PLCC PDF资料下载
参数资料
| 型号： | IDT7005L55J8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/21页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 64KBIT 55NS 68PLCC |
| 标准包装： | 250 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 64K (8K x 8) |
| 速度： | 55ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24x24） |
| 包装： | 带卷 (TR) |
| 其它名称： | 7005L55J8 |
HIGH-SPEED
8K x 8 DUAL-PORT
STATIC RAM
IDT7005S/L
True Dual-Ported memory cells which allow simultaneous
High-speed access
Low-power operation
IDT7005 easily expands data bus width to 16 bits or more
BUSY L
BUSY R
Features
◆
reads of the same memory location
◆
– Military: 20/25/35/55/70ns (max.)
– Industrial: 35/55ns (max.)
– Commercial:15/17/20/25/35/55ns (max.)
◆
– IDT7005S
Active: 750mW (typ.)
Standby: 5mW (typ.)
– IDT7005L
Active: 700mW (typ.)
Standby: 1mW (typ.)
◆
using the Master/Slave select when cascading more than
one device
Functional Block Diagram
OE L
CE L
R/ W L
I/O 0L - I/O 7L
I/O
Control
(1,2)
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
M/ S = H for BUSY output flag on Master,
M/ S = L for BUSY input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
Devices are capable of withstanding greater than 2001V
electrostatic discharge
Battery backup operation—2V data retention
TTL-compatible, single 5V (±10%) power supply
Available in 68-pin PGA, quad flatpack, PLCC, and a 64-pin
thin quad flatpack
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
OE R
CE R
R/ W R
I/O 0R -I/O 7R
I/O
Control
(1,2)
A 12L
A 0L
Address
Decoder
MEMORY
ARRAY
Address
Decoder
A 12R
A 0R
13
13
INT L
NOTES:
SEM L
(2)
CE L
OE L
R/ W L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
M/ S
CE R
OE R
R/ W R
SEM R
INT R (2)
2738 drw 01
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
2. BUSY outputs and INT outputs are non-tri-stated push-pull.
SEPTEMBER 2012
1
?2012 Integrated Device Technology, Inc.
DSC 2738/17
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71342SA20PF | IC SRAM 32KBIT 20NS 64TQFP |
| IDT71V67803S166BQG8 | IC SRAM 9MBIT 166MHZ 165FBGA |
| IDT71V67703S85BQG | IC SRAM 9MBIT 85NS 165FBGA |
| IDT7024L35PF8 | IC SRAM 64KBIT 35NS 100TQFP |
| IDT7024L25PF8 | IC SRAM 64KBIT 25NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7005L55JB | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L55JI | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC |
| IDT7005L55JI8 | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC |
| IDT7005L55L68 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7005L55L68B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
发布紧急采购，3分钟左右您将得到回复。