- 您现在的位置：买卖IC网 > PDF目录4098 > IDT7005L55PF8 (IDT, Integrated Device Technology Inc)IC SRAM 64KBIT 55NS 64TQFP PDF资料下载
参数资料
| 型号： | IDT7005L55PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 10/21页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 64KBIT 55NS 64TQFP |
| 标准包装： | 750 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 64K (8K x 8) |
| 速度： | 55ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 7005L55PF8 |
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
CE or SEM
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
t HZ (7)
OE
t AW
(9)
R/ W
DATA OUT
t AS (6)
(4)
t WZ (7)
t WP (2)
t DW
t WR (3)
t OW
t DH
(4)
DATA IN
2738 drw 09
Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,5)
t WC
ADDRESS
t AW
CE or SEM (9)
R/ W
t AS (6)
t EW (2)
t DW
t WR (3)
t DH
DATA IN
2738 drw 10
NOTES:
1. R/ W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of a LOW CE and a LOW R/ W for memory array writing cycle.
3. t WR is measured from the earlier of CE or R/ W (or SEM or R/ W ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW transition occurs simultaneously with or after the R/ W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/ W .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure
2).
8. If OE is LOW during R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be placed
on the bus for the required t DW . If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified
t WP .
9. To access RAM, CE = V I L and SEM = V I H . To access semaphore , CE = V IH and SEM = V IL . t EW must be met for either condition.
10
6.42
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V67603S150BGI8 | IC SRAM 9MBIT 150MHZ 119BGA |
| IDT71V67603S150BGGI8 | IC SRAM 9MBIT 150MHZ 119BGA |
| IDT71V67603S133BGI8 | IC SRAM 9MBIT 133MHZ 119BGA |
| FMC31DRYN-S734 | CONN EDGECARD 62POS DIP .100 SLD |
| SPC5200CVR400B | IC MPU 32BIT 400MHZ 272-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7005L55PFB | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L55XL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7005L55XLB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7005L70F | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L70FB | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
发布紧急采购，3分钟左右您将得到回复。