参数资料
型号: IDT7006L35G
厂商: IDT, Integrated Device Technology Inc
文件页数: 7/20页
文件大小: 0K
描述: IC SRAM 128KBIT 35NS 68PGA
标准包装: 3
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,异步
存储容量: 128K (16K x 8)
速度: 35ns
接口: 并联
电源电压: 4.5 V ~ 5.5 V
工作温度: 0°C ~ 70°C
封装/外壳: 68-BPGA
供应商设备封装: 68-PGA(29.46x29.46)
包装: 托盘
其它名称: 7006L35G
IDT7006S/L
High-Speed 16K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
AC Test Conditions
5V
5V
Input Pulse Levels
Input Rise/Fall Times
GND to 3.0V
5ns Max.
DATA OUT
BUSY
1250 ?
DATA OUT
1250 ?
Input Timing Reference Levels
1.5V
INT
775 ?
30pF
775 ?
5pF*
Output Reference Levels
1.5V
Output Load
Figures 1 and 2
2739 tbl 12
Figure 1. AC Output Test Load
2739 drw 06
Figure 2. Output Test Load
,
AC Electrical Oharacteristics Over the
Operating temperature and Supply Voltage Range (4)
(5pF for t LZ , t HZ , t WZ , t OW )
*Including scope and jig.
7006X15
Com'l Only
7006X17
Com'l Only
7006X20
Com'l,Ind
& Military
7006X25
Com'l & Military
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
t RC
t AA
Read Cycle Time
Address Access Time
15
____
____
15
17
____
____
17
20
____
____
20
25
____
____
25
ns
ns
t ACE
Chip Enable Access Time
(3)
____
15
____
17
____
20
____
25
ns
t AOE
t OH
Output Enable Access Time
Output Hold from Address Change
____
3
10
____
____
3
10
____
____
3
12
____
____
3
13
____
ns
ns
t LZ
Output Low-Z Time
(1,2)
3
____
3
____
3
____
3
____
ns
t HZ
t PU
Output High-Z Time (1,2)
Chip Enable to Power Up Time (2,5)
____
0
10
____
____
0
10
____
____
0
12
____
____
0
15
____
ns
ns
t PD
Chip Disable to Power Down Time
(2,5)
____
15
____
17
____
20
____
25
ns
t SOP
t SAA
Semaphore Flag Update Pulse ( OE or SEM )
Semaphore Address Access Time
10
____
____
15
10
____
____
17
10
____
____
20
10
____
____
25
ns
ns
2739 tbl 13a
7006X35
Com'l &
Military
7006X55
Com'l, Ind
& Military
7006X70
Military
Only
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
t RC
t AA
Read Cycle Time
Address Access Time
35
____
____
35
55
____
____
55
70
____
____
70
ns
ns
t ACE
Chip Enable Access Time
(3)
____
35
____
55
____
70
ns
t AOE
t OH
t LZ
Output Enable Access Time
Output Hold from Address Change
Output Low-Z Time (1,2)
____
3
3
20
____
____
____
3
3
30
____
____
____
3
3
35
____
____
ns
ns
ns
t HZ
Output High-Z Time
(1,2)
____
15
____
25
____
30
ns
t PU
t PD
t SOP
t SAA
Chip Enab le to Power Up Time (2,5)
Chip Disable to Power Down Time (2,5)
Semaphore Flag Update Pulse ( OE or SEM )
Semaphore Address Access Time
0
____
15
____
____
35
____
35
0
____
15
____
____
50
____
55
0
____
15
____
____
50
____
70
ns
ns
ns
ns
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, CE = V IL and SEM = V IH . To access semaphore, CE = V IH and SEM = V IL .
4. 'X' in part numbers indicates power rating (S or L).
7
6.42
2739 tbl 13b
相关PDF资料
PDF描述
XC4052XL-1HQ240C IC FPGA C-TEMP 3.3V 1SPD 240HQFP
KMPC8540CPX667JB IC MPU PWRQUICC 783-FCPBGA
IDT7008S15J IC SRAM 512KBIT 15NS 84PLCC
KMPC853TZT100A IC MPU PWRQUICC 100MHZ 256PBGA
UPD44647186AF5-E22-FQ1 SRAM QDRII 72MBIT 165-PBGA
相关代理商/技术参数
参数描述
IDT7006L35GB 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 35NS 68PGA
IDT7006L35J 功能描述:IC SRAM 128KBIT 35NS 68PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
IDT7006L35J8 功能描述:IC SRAM 128KBIT 35NS 68PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF
IDT7006L35JB 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35L68 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM