- 您现在的位置：买卖IC网 > PDF目录4056 > IDT7006L35PF8 (IDT, Integrated Device Technology Inc)IC SRAM 128KBIT 35NS 64TQFP PDF资料下载
参数资料
| 型号： | IDT7006L35PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 128KBIT 35NS 64TQFP |
| 标准包装： | 750 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 128K (16K x 8) |
| 速度： | 35ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 7006L35PF8 |
IDT7006S/L
High-Speed 16K x 8 Dual-Port Static RAM
Waveform of Read Cycles (5)
ADDR
t AA (4)
t RC
Military, Industrial and Commercial Temperature Ranges
CE
t ACE (4)
t AOE (4)
OE
R/ W
VALID DATA
DATA OUT
t LZ (1)
(4)
t OH
t HZ (2)
BUSY OUT
t BDD (3,4)
2739 drw 07
NOTES:
1. Timing depends on which signal is asserted last, OE or CE .
2. Timing depends on which signal is de-asserted first CE or OE .
3. t BDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY
has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t AOE , t ACE , t AA or t BDD .
5. SEM = V IH .
Timing of Power-Up Power-Down
CE
I CC
I SB
t PU
8
t PD
2739 drw 08
,
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7006L25PF8 | IC SRAM 128KBIT 25NS 64TQFP |
| MPC860SRCZQ66D4 | IC MPU PWRQUICC 66MHZ 357-PBGA |
| MPC860SRCVR66D4 | IC MPU POWERQUICC 66MHZ 357PBGA |
| XPC8240LVV200E | IC MPU INTEGRATED 200MHZ 352TBGA |
| MPC8360CZUAJDGA | IC MPU POWERQUICC II PRO 740TBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7006L35PFB | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L35XL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7006L35XLB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7006L45F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Dual-Port SRAM |
| IDT7006L45FB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 45NS 68FLATPAK |
发布紧急采购，3分钟左右您将得到回复。