- 您现在的位置：买卖IC网 > PDF目录4092 > IDT7014S25PF8 (IDT, Integrated Device Technology Inc)IC SRAM 36KBIT 25NS 64TQFP PDF资料下载
参数资料
| 型号： | IDT7014S25PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/9页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 36KBIT 25NS 64TQFP |
| 标准包装： | 750 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 36K（4K x 9） |
| 速度： | 25ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 7014S25PF8 |
IDT7014S
High-Speed 4K x 9 Dual-Port Static RAM
Timing Waveform of Write Cycle (1,2,3,4,5)
ADDRESS
OE
t AW
Industrial and Commercial Temperature Ranges
R/ W
t AS
t WP (5)
t WR
DATA OUT
(3)
t WZ (4)
t DW
t OW
t DH
t HZ
(3)
(4)
DATA IN
NOTES:
2528 drw 10
1. R/ W must be HIGH during all address transitions.
2. t WR is measured from R/ W going HIGH to the end of write cycle.
3. During this period, the I/O pins are in the output state, and input signals must not be applied.
4. Transition is measured 0mV from the Low or High-impedance voltage with the Output Test Load (Figure 2).
5. If OE is LOW during a R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off data to be
placed on the bus for the required t DW . If OE is HIGH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as
the specified t WP .
Functional Description
Truth Table I – Read/Write Control
The IDT7014 provides two ports with separate control, address,
and I/O pins that permit independent access for reads or writes to
any location in memory. It lacks the chip enable feature of CMOS Dual
Left or Right Port (1)
R/ W OE D 0-8
Function
Ports, thus it operates in active mode as soon as power is applied. Each
port has its own Output Enable control ( OE ). In the read mode, the port’s
OE turns on the output drivers when set LOW. The user application should
L
H
X
L
DATA IN Data written into memory
DATA OUT Data in memory output on port
avoid simultaneous write operations to the same memory location. There
X
H
Z
High-impedance outputs
is no on-chip arbitration circuitry to resolve write priority and partial data
from both ports may be written. READ/WRITE conditions are illustrated
in Table 1.
8
2528 tbl 10
NOTE:
1. A OL - A 11L is not equal to A OR - A 11R.
'H' = HIGH,'L' = LOW, 'X' = Don’t Care, and 'Z' = HIGH Impedance.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC885VR133 | IC MPU POWERQUICC 133MHZ 357PBGA |
| MPC855TCVR50D4 | IC MPU POWERQUICC 50MHZ 357PBGA |
| ASM40DTAN | CONN EDGECARD 80POS R/A .156 SLD |
| MPC8314ECVRAGDA | MPU POWERQUICC II PRO 620-PBGA |
| ASM40DTAH | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7014S25PFI | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM |
| IDT7014S25XL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM |
| IDT7014S25XLB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM |
| IDT7014S35J | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 4K x 9 DUAL-PORT STATIC RAM |
| IDT7014S35PF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:HIGH-SPEED 4K x 9 DUAL-PORT STATIC RAM |
发布紧急采购，3分钟左右您将得到回复。