- 您现在的位置：买卖IC网 > Datasheet目录328 > IDT7025L55G (IDT, Integrated Device Technology Inc)IC SRAM 128KBIT 55NS 84PGA Datasheet资料下载
参数资料
| 型号： | IDT7025L55G |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 12/22页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 128KBIT 55NS 84PGA |
| 标准包装： | 3 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 128K（8K x 16） |
| 速度： | 55ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 84-BPGA |
| 供应商设备封装： | 84-PGA（27.94x27.94） |
| 包装： | 托盘 |
| 其它名称： | 7025L55G |
IDT7025S/L
High-Speed 8K x 16 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
t HZ (7)
OE
t AW
CE or SEM
UB or LB
(9)
(9)
t AS (6)
t WP (2)
t WR
(3)
R/ W
t WZ
(7)
t OW
DATA OUT
(4)
t DW
t DH
(4)
CE or SEM
DATA IN
2683 drw 09
Timing Waveform of Write Cycle No. 2, CE , UB , LB Controlled Timing (1,5)
t WC
ADDRESS
t AW
(9)
UB or LB
(9)
R/ W
t AS (6)
t EW (2)
t DW
t WR (3)
t DH
DATA IN
2683 drw 10
NOTES:
1. R/ W or CE or UB & LB = V IH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of a UB or LB = V IL and a CE = V IL and a R/ W = V IL for memory array writing cycle.
3. t WR is measured from the earlier of CE or R/ W (or SEM or R/ W ) going to V IH to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW = V IL transition occurs simultaneously with or after the R/W = V IL transition, the outputs remain in the HIGH impedance state.
6. Timing depends on which enable signal is asserted last, CE , R/ W , or byte control.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with Output Test Load
(Figure 2).
8. If OE = V IL during R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be
placed on the bus for the required t DW . If OE = V IH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified t WP .
9. To access RAM, CE = V IL , UB or LB = V IL , and SEM = V IH . To access Semaphore, CE = V IH or UB & LB = V IH , and SEM = V IL . t EW must be met
for either condition.
12
6.42
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70261L20PFI | IC SRAM 256KBIT 20NS 100TQFP |
| IDT7026L20G | IC SRAM 256KBIT 20NS 84PGA |
| IDT7027L25G | IC SRAM 512KBIT 25NS 108PGA |
| IDT7028L20PFI | IC SRAM 1MBIT 20NS 100TQFP |
| IDT7034L20PFI | IC SRAM 72KBIT 20NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7025L55GB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 55NS 84PGA |
| IDT7025L55J | 功能描述:IC SRAM 128KBIT 55NS 84PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，异步 存储容量:128K（8K x 16） 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 其它名称:70V25S15PF |
| IDT7025L55J8 | 功能描述:IC SRAM 128KBIT 55NS 84PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，异步 存储容量:128K（8K x 16） 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 其它名称:70V25S15PF |
| IDT7025L55PF | 功能描述:IC SRAM 128KBIT 55NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，异步 存储容量:128K（8K x 16） 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 其它名称:70V25S15PF |
| IDT7025L55PF8 | 功能描述:IC SRAM 128KBIT 55NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，异步 存储容量:128K（8K x 16） 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 其它名称:70V25S15PF |
发布紧急采购，3分钟左右您将得到回复。