- 您现在的位置：买卖IC网 > PDF目录378608 > IDT7037L (Integrated Device Technology, Inc.) Low-Noise JFET-Input Operational Amplifier 8-SOIC 0 to 70 PDF资料下载
参数资料
| 型号： | IDT7037L |
| 厂商： | Integrated Device Technology, Inc. |
| 英文描述： | Low-Noise JFET-Input Operational Amplifier 8-SOIC 0 to 70 |
| 中文描述： | 高速32K的× 18 DUAL-PORT静态RAM |
| 文件页数： | 15/17页 |
| 文件大小： | 150K |
| 代理商： | IDT7037L |
6.42
IDT7037L
High-Speed 32K x 18 Dual-Port Static RAM Industrial and Commercial Temperature Ranges
2C
Busy Logic provides a hardware indication that both ports of the RAM
have accessed the same location at the same time. It also allows one of the
two accesses to proceed and signals the other side that the RAMis
“
busy
”
.
The
BUSY
pin can then be used to stall the access until the operation on
the other side is completed. If a write operation has been attempted from
the side that receives a
BUSY
indication, the write signal is gated internally
to prevent the write fromproceeding.
The use of
BUSY
logic is not required or desirable for all applications.
In some cases it may be useful to logically OR the
BUSY
outputs together
and use any
BUSY
indication as an interrupt source to flag the event of
an illegal or illogical operation. If the write inhibit function of
BUSY
logic is
not desirable, the
BUSY
logic can be disabled by placing the part in slave
mode with the M/
S
pin. Once in slave mode the
BUSY
pin operates solely
as a write inhibit input pin. Normal operation can be programmed by tying
the
BUSY
pins HIGH. If desired, unintended write operations can be
prevented to a port by tying the
BUSY
pin for that port LOW.
The
BUSY
outputs on the IDT7037 RAMin master mode, are push-
pull type outputs and do not require pull up resistors to operate. If these
RAMs are being expanded in depth, then the
BUSY
indication for the
resulting array requires the use of an external AND gate.
result in a glitched internal write inhibit signal and corrupted data in the
slave.
14
The IDT7037 is an extremely fast Dual-Port 32K x 18 CMOS Static
RAMwith an additional 8 address locations dedicated to binary semaphore
flags. These flags allow either processor on the left or right side of the Dual-
Port RAMto claima privilege over the other processor for functions defined
by the systemdesigner
’
s software. As an example, the semaphore can
be used by one processor to inhibit the other fromaccessing a portion of
the Dual-Port RAMor any other shared resource.
The Dual-Port RAMfeatures a fast access time, and both ports are
completely independent of each other. This means that the activity on the
left port in no way slows the access time of the right port. Both ports are
identical in function to standard CMOS Static RAMand can be read from
or written to, at the same time with the only possible conflict arising fromthe
simultaneous writing of, or a simultaneous READ/WRITE of, a non-
semaphore location. Semaphores are protected against such ambiguous
situations and may be used by the systemprogramto avoid any conflicts
in the non-semaphore portion of the Dual-Port RAM These devices have
an automatic power-down feature controlled by
CE
, the Dual-Port RAM
enable, and
SEM
, the semaphore enable. The
CE
and
SEM
pins control
on-chip power down circuitry that permts the respective port to go into
standby mode when not selected. This is the condition which is shown in
Truth Table II where
CE
and
SEM
are both HIGH.
Systems which can best use the IDT7037 contain multiple
processors or controllers and are typically very high-speed systems
which are software controlled or software intensive. These systems can
benefit froma performance increase offered by the IDT7037s hardware
semaphores, which provide a lockout mechanismwithout requiring
complex programmng.
Software handshaking between processors offers the maximumin
systemflexibility by permtting shared resources to be allocated in varying
configurations. The IDT7037 does not use its semaphore flags to control
any resources through hardware, thus allowing the systemdesigner total
flexibility in systemarchitecture.
An advantage of using semaphores rather than the more common
methods of hardware arbitration is that wait states are never incurred in
either processor. This can prove to be a major advantage in very high-
speed systems.
+@414:
The semaphore logic is a set of eight latches which are independent
of the Dual-Port RAM These latches can be used to pass a flag, or token,
fromone port to the other to indicate that a shared resource is in use. The
semaphores provide a hardware assist for a use assignment method
called
“
Token Passing Allocation.
”
In this method, the state of a semaphore
latch is used as a token indicating that shared resource is in use. If the left
processor wants to use this resource, it requests the token by setting the
latch. This processor then verifies its success in setting the latch by reading
it. If it was successful, it proceeds to assume control over the shared
resource. If it was not successful in setting the latch, it determnes that the
right side processor has set the latch first, has the token and is using the
shared resource. The left processor can then either repeatedly request
that semaphore
’
s status or remove its request for that semaphore to perform
another task and occasionally attempt again to gain control of the token via
:/47.2C
*91;2
When expanding an IDT7037 RAMarray in width while using
BUSY
logic, one master part is used to decide which side of the RAMs array will
receive a
BUSY
indication, and to output that indication. Any number of
slaves to be addressed in the same address range as the master, use
the
BUSY
signal as a write inhibit signal. Thus on the IDT7037 RAMthe
BUSY
pin is an output if the part is used as a master (M/
S
pin = V
IH
), and
the
BUSY
pin is an input if the part used as a slave (M/
S
pin = V
IL
) as shown
in Figure 3.
If two or more master parts were used when expanding in width, a split
decision could result with one master indicating
BUSY
on one side of the
array and another master indicating
BUSY
on one other side of the array.
This would inhibit the write operations fromone port for part of a word and
inhibit the write operations fromthe other port for the other part of the word.
The
BUSY
arbitration, on a master, is based on the chip enable and
address signals only. It ignores whether an access is a read or write. In
a master/slave array, both address and chip enable must be valid long
enough for a
BUSY
flag to be output fromthe master before the actual write
pulse can be initiated with the R/
W
signal. Failure to observe this timng can
Figure 3. Busy and chip enable routing for both width and depth
expansion with IDT7037 RAMs.
4838drw 17
MASTER
Dual Port RAM
BUSY
R
CE
0
MASTER
Dual Port RAM
SLAVE
Dual Port RAM
SLAVE
Dual Port RAM
CE
1
CE
1
CE
0
A
15
BUSY
L
BUSY
R
BUSY
L
BUSY
R
BUSY
L
BUSY
R
BUSY
L
,
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7037L15PF | x18 Dual-Port SRAM |
| IDT7037L20PF | x18 Dual-Port SRAM |
| IDT707288L | Low-Noise JFET-Input Operational Amplifier 8-SO 0 to 70 |
| IDT707288S | Low-Noise JFET-Input Operational Amplifier 8-SO 0 to 70 |
| IDT707288S20G | Low-Noise JFET-Input Operational Amplifier 8-SO 0 to 70 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7037L15PF | 功能描述:IC SRAM 576KBIT 15NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7037L15PF8 | 功能描述:IC SRAM 576KBIT 15NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7037L20PF | 功能描述:IC SRAM 576KBIT 20NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7037L20PF8 | 功能描述:IC SRAM 576KBIT 20NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
| IDT7037L20PFI | 功能描述:IC SRAM 576KBIT 20NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口，同步 存储容量:1.125M（32K x 36） 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA（17x17） 包装:带卷 (TR) 其它名称:70V3579S5BCI8 |
发布紧急采购，3分钟左右您将得到回复。