参数资料
型号: IDT70T631S8BC
厂商: IDT, Integrated Device Technology Inc
文件页数: 20/27页
文件大小: 0K
描述: IC SRAM 4MBIT 8NS 256BGA
标准包装: 6
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,异步
存储容量: 4.5M(256K x 18)
速度: 8ns
接口: 并联
电源电压: 2.4 V ~ 2.6 V
工作温度: 0°C ~ 70°C
封装/外壳: 256-LBGA
供应商设备封装: 256-CABGA(17x17)
包装: 托盘
其它名称: 70T631S8BC
IDT70T633/1S
High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM
Truth Table IV —
Address BUSY Arbitration
Industrial and Commercial Temperature Ranges
Inputs
Outputs
CE L (5) CE R (5)
A 0L -A 18L (4)
A 0R -A 18R
BUSY L (1)
BUSY R (1)
Function
X
H
X
L
X
X
H
L
NO MATCH
MATCH
MATCH
MATCH
H
H
H
(2)
H
H
H
(2)
Normal
Normal
Normal
Write Inhibit (3)
NOTES:
5670 tbl 18
1. Pins BUSY L and BUSY R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the
IDT70T633/1 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address
and enable inputs of this port. If t APS is not met, either BUSY L or BUSY R = LOW will result. BUSY L and BUSY R outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when BUSY L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored
when BUSY R outputs are driving LOW regardless of actual logic level on the pin.
4. A 18 is a NC for IDT70T631. Address comparison will be for A 0 - A 17 .
5. CE X = L means CE 0X = V IL and CE 1X = V IH . CE X = H means CE 0X = V IH and/or CE 1X = V IL .
Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)
Functions
No Action
Left Port Writes "0" to Semaphore
Right Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "1" to Semaphore
Right Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
NOTES:
D 0 - D 17 Left
1
0
0
1
1
0
1
1
1
0
1
D 0 - D 17 Right
1
1
1
0
0
1
1
0
1
1
1
Status
Semaphore free
Left port has semaphore token
No change. Right side has no write access to semaphore
Right port obtains semaphore token
No change. Left port has no write access to semaphore
Left port obtains semaphore token
Semaphore free
Right port has semaphore token
Semaphore free
Left port has semaphore token
Semaphore free
5670 tbl 19
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70T633/1.
2. There are eight semaphore flags written to via I/O 0 and read from all I/O's (I/O 0 -I/O 17 ). These eight semaphores are addressed by A 0 - A 2 .
3. CE 0 = V IH , CE 1 = SEM = V IL to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.
Functional Description
The IDT70T633/1 provides two ports with separate control, address
and I/O pins that permit independent access for reads or writes to any
location in memory. The IDT70T633/1 has an automatic power down
feature controlled by CE . The CE 0 and CE 1 control the on-chip power
down circuitry that permits the respective port to go into a standby mode
when not selected ( CE = HIGH). When a port is enabled, access to the
entire memory array is permitted.
Interrupts
If the user chooses the interrupt function, a memory location (mail
box or message center) is assigned to each port. The left port interrupt
20
flag ( INT L ) is asserted when the right port writes to memory location
7FFFE (HEX), where a write is defined as CE R = R/ W R = V IL per the
Truth Table. The left port clears the interrupt through access of
address location 7FFFE when CE L = OE L = V IL , R/ W is a "don't care".
Likewise, the right port interrupt flag ( INT R ) is asserted when the left
port writes to memory location 7FFFF (HEX) and to clear the interrupt
flag ( INT R ), the right port must read the memory location 7FFFF. The
message (18 bits) at 7FFFE or 7FFFF (3FFFF or 3FFFE for IDT70T631)
is user-defined since it is an addressable SRAM location. If the interrupt
function is not used, address locations 7FFFE and 7FFFF are not used
as mail boxes, but as part of the random access memory. Refer to Truth
Table III for the interrupt operation.
相关PDF资料
PDF描述
IDT70V3599S133DR IC SRAM 4MBIT 133MHZ 208QFP
KMPC8347VVAJDB IC MPU PWRQUICC II 672-TBGA
IDT70V3319S133PRF IC SRAM 4MBIT 133MHZ 128TQFP
KMPC8347EVVAJFB IC MPU PWRQUICC II 672-TBGA
KMPC8347EVVALFB IC MPU PWRQUICC II 672-TBGA
相关代理商/技术参数
参数描述
IDT70T631S8BC8 功能描述:IC SRAM 4MBIT 8NS 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T631S8BF 功能描述:IC SRAM 4MBIT 8NS 208FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T631S8BF8 功能描述:IC SRAM 4MBIT 8NS 208FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T633S10BC 功能描述:IC SRAM 9MBIT 10NS 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T633S10BC8 功能描述:IC SRAM 9MBIT 10NS 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)