参数资料
型号: IDT7205S50DB
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: DRAM
英文描述: CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
中文描述: 8K X 9 OTHER FIFO, 50 ns, CDIP28
封装: 0.600 INCH, CERDIP-28
文件页数: 7/14页
文件大小: 147K
代理商: IDT7205S50DB
5.04
7
IDT7203/7204/7205/7206 CMOS ASYNCHRONOUS FIFO
2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Outputs:
FULL FLAG (
FF
further write operations, when the device is full. If the read
pointer is not moved after Reset (
RS
), the Full Flag (
FF
) will go
LOW after 2048/4096/8192/16384 writes.
)
— The Full Flag (
FF
) will go LOW, inhibiting
EMPTY FLAG (
EF
inhibiting further read operations, when the read pointer is equal
to the write pointer, indicating that the device is empty.
)
— The Empty Flag (
EF
) will go LOW,
EXPANSION OUT/HALF-FULL FLAG (
XO
dual-purpose output. In the single device mode, when Expan-
sion In (
XI
) is grounded, this output acts as an indication of a half-
full memory.
After half of the memory is filled, and at the falling edge of the
next write operation, the Half-Full Flag (
HF
) will be set to LOW
/
HF
) —
This is a
Figure 2. Reset
Figure 3. Asynchronous Write and Read Operation
NOTE:
1.
W
and
R
= V
IH
around the rising edge of
RS
.
W
RS
R
EF
HF
,
FF
t
RSC
t
RS
t
RSS
t
RSS
t
RSR
t
EFL
t
HFH
, t
FFH
2661 drw 04
R
W
D
t
RC
t
A
t
WR
t
DS
DATA
0
–D
8
Q
0
–Q
8
t
DH
t
WPW
t
WC
VALID
t
RLZ
t
RHZ
t
DV
t
A
t
RR
t
RPW
IN
VALID
DATA
OUT
VALID
DATA
OUT
DATA
IN
VALID
2661 drw 05
and will remain set until the difference between the write pointer
and read pointer is less than or equal to one half of the total
memory of the device. The Half-Full Flag (
HF
) is then reset by
the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (
XI
) is con-
nected to Expansion Out (
XO
) of the previous device. This
output acts as a signal to the next device in the Daisy Chain by
providing a pulse to the next device when the previous device
reaches the last location of memory. There will be an
XO
pulse
when the Write pointer reaches the last location of memory, and
an additional
XO
pulse when the Read pointer reaches the last
location of memory.
DATA OUTPUTS (Q
0
-Q
8
) —
Q
0
-Q
8
are data outputs for 9-
bit wide data. These outputs are in a high-impedance condition
whenever Read (
R
) is in a HIGH state.
相关PDF资料
PDF描述
IDT7205S50J CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7205S50JB CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7205S50L CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7205S50LB CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7205S50P CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
相关代理商/技术参数
参数描述
IDT7206L15J 功能描述:IC FIFO 8192X18 15NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:74ABT 功能:同步,双端口 存储容量:4.6K(64 x 36 x2) 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP(14x14) 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984
IDT7206L15J8 功能描述:IC FIFO 8192X18 15NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT7206L15JG 功能描述:IC FIFO 8192X18 15NS 32PLCC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT7206L15JG8 功能描述:IC FIFO 8192X18 15NS 32PLCC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT7206L15P 功能描述:IC FIFO 8192X18 15NS 28DIP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF