参数资料
型号: IDT7206L15TP
厂商: IDT, Integrated Device Technology Inc
文件页数: 11/14页
文件大小: 0K
描述: IC FIFO 8192X18 15NS 28DIP
标准包装: 14
系列: 7200
功能: 异步
存储容量: 144K(16K x 9)
数据速率: 40MHz
访问时间: 15ns
电源电压: 4.5 V ~ 5.5 V
工作温度: 0°C ~ 70°C
安装类型: 通孔
封装/外壳: 28-DIP(0.300",7.62mm)
供应商设备封装: 28-PDIP
包装: 管件
其它名称: 7206L15TP
6
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
loaded(seeOperatingModes).TheSingleDeviceModeisinitiatedbygrounding
the Expansion In (XI).
TheIDT7203/7204/7205/7206/7207/7208canbemadetoretransmitdata
when the Retransmit Enable Control (RT) input is pulsed LOW. A retransmit
operationwillsettheinternalreadpointertothefirstlocationandwillnotaffectthe
writepointer. ThestatusoftheFlagswillchangedependingontherelativelocations
of the read and write pointers. Read Enable (R) and Write Enable (W) must be
intheHIGHstateduringretransmit. Thisfeatureisusefulwhenlessthan2,048/
4,096/8,192/16,384/32,768/65,536writesareperformedbetweenresets. The
retransmitfeatureisnotcompatiblewiththeDepthExpansionMode.
EXPANSIONIN(XI)—Thisinputisadual-purposepin. ExpansionIn(XI)
isgroundedtoindicateanoperationinthesingledevicemode. ExpansionIn(XI)
isconnectedtoExpansionOut(XO)ofthepreviousdeviceintheDepthExpansion
or Daisy-Chain Mode.
OUTPUTS:
FULLFLAG
(FF)—TheFullFlag(FF)willgoLOW,inhibitingfurtherwrite
operations,whenthedeviceisfull. IfthereadpointerisnotmovedafterReset(RS),
the Full Flag (FF) will go LOW after 2,048/4,096/8,192/16,384/32,768/65,536
writes.
EMPTYFLAG(EF)—TheEmptyFlag(EF)willgoLOW,inhibitingfurther
readoperations,whenthereadpointerisequaltothewritepointer,indicatingthat
thedeviceisempty.
EXPANSIONOUT/HALF-FULLFLAG(XO/HF)—Thisisadual-purpose
output. Inthesingledevicemode,whenExpansionIn(XI)isgrounded,thisoutput
actsasanindicationofahalf-fullmemory.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOWandwillremainsetuntilthedifference
betweenthewritepointerandreadpointerislessthanorequaltoonehalfofthe
totalmemoryofthedevice. TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
IntheDepthExpansionMode,ExpansionIn(XI)isconnectedtoExpansion
Out (XO)ofthepreviousdevice. Thisoutputactsasasignaltothenextdevice
intheDaisyChainbyprovidingapulsetothenextdevicewhenthepreviousdevice
reachesthelastlocationofmemory. TherewillbeanXOpulsewhentheWrite
pointerreachesthelastlocationofmemory,andanadditionalXOpulsewhenthe
Readpointerreachesthelastlocationofmemory.
DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data.
Theseoutputsareinahigh-impedanceconditionwheneverRead(R)isinaHIGH
state.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0–D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET ( RS ) — Reset is accomplished whenever the Reset (RS) input is
takentoaLOWstate. Duringreset,bothinternalreadandwritepointersareset
tothefirstlocation.Aresetisrequiredafterpower-upbeforeawriteoperationcan
take place. Both the Read Enable (R) and Write Enable (W) inputs must
beintheHIGHstateduringthewindowshowninFigure2(i.e.tRSSbefore
the rising edge of RS) and should not change until tRSR after the rising
edge of RS.
WRITE ENABLE ( W ) — A write cycle is initiated on the falling edge of this
inputiftheFullFlag(FF)isnotset.Dataset-upandholdtimesmustbeadhered-
to,withrespecttotherisingedgeoftheWriteEnable(W).DataisstoredintheRAM
array sequentially and independently of any on-going read operation.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOW,andwillremainsetuntilthedifference
betweenthewritepointerandreadpointerisless-thanorequaltoone-halfofthe
totalmemoryofthedevice.TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
Topreventdataoverflow,theFullFlag(FF)willgoLOWonthefallingedge
ofthelastwritesignal,whichinhibitsfurtherwriteoperations. Uponthecompletion
of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a
newvalidwritetobegin.WhentheFIFOisfull,theinternalwritepointerisblocked
from W,soexternalchangesinW willnotaffecttheFIFOwhenitisfull.
READENABLE(R)—A readcycleisinitiatedonthefallingedgeoftheRead
Enable (R), provided the Empty Flag (EF) is not set. The data is accessed on
aFirst-In/First-Outbasis,independentofanyongoingwriteoperations. AfterRead
Enable (R) goes HIGH, the Data Outputs (Q0 through Q8) will return to a high-
impedanceconditionuntilthenextReadoperation. Whenallthedatahasbeen
read from the FIFO, the Empty Flag (EF) will go LOW, allowing the “final” read
cyclebutinhibitingfurtherreadoperations,withthedataoutputsremaininginahigh-
impedancestate.Onceavalidwriteoperationhasbeenaccomplished,theEmpty
Flag (EF) will go HIGH after tWEF and a valid Read can then begin. When the
FIFOisempty,theinternalreadpointerisblockedfromRsoexternalchangeswill
notaffecttheFIFOwhenitisempty.
FIRST LOAD/RETRANSMIT ( FL/RT
) This is a dual-purpose input. In
theDepthExpansionMode,thispinisgroundedtoindicatethatitisthefirstdevice
相关PDF资料
PDF描述
LT1134AISW#TRPBF IC 4DRV/4RCV RS232 5V 24-SOIC
LTC1686IS8 IC TXRX RS485 PREC DELAY 8-SOIC
VI-2T4-MY CONVERTER MOD DC/DC 48V 50W
LTC1687IS IC TXRX RS485 PREC DELAY 14-SOIC
MS27467E15F4P CONN PLUG 4POS STRAIGHT W/PINS
相关代理商/技术参数
参数描述
IDT7206L20DB 制造商:Integrated Device Technology Inc 功能描述:IC MEM FIFO 16K X 9 ASYNC 28CDIP
IDT7206L20J 功能描述:IC FIFO 8192X18 20NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT7206L20J8 功能描述:IC FIFO 8192X18 20NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K(1K x 18) 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(10x10) 包装:托盘 其它名称:72225LB10TF
IDT7206L20LB 制造商:Integrated Device Technology Inc 功能描述:IC MEM FIFO 16K X 9 ASYNC 32LCC
IDT7206L20LB8 制造商:Integrated Device Technology Inc 功能描述:IC MEM FIFO 16K X 9 ASYNC 32LCC