- 您现在的位置：买卖IC网 > PDF目录10014 > IDT72125L25SO8 (IDT, Integrated Device Technology Inc)IC FIFO 1KX16 PAR-SER 28SOIC PDF资料下载
参数资料
| 型号： | IDT72125L25SO8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 6/10页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 1KX16 PAR-SER 28SOIC |
| 标准包装： | 1,000 |
| 系列： | 7200 |
| 功能： | 异步 |
| 存储容量： | 16K (1K x 16) |
| 访问时间： | 25ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.345"，8.77mm 宽） |
| 供应商设备封装： | 28-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 72125L25SO8 |
5
INDUSTRIAL TEMPERATURE RANGE
IDT72105/72115/72125 PARALLEL-TO-SERIAL CMOS FIFO
256 x 16, 512 x 16, 1,024 x 16
AC TEST CONDITIONS
2665 tbl 07
NOTES:
1.
EF, FF, HF and AEF may change status during Reset, but flags will be valid at tRSC.
2.
SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.
Figure 1. Reset
FUNCTIONAL DESCRIPTION
Parallel Data Input
The device must be reset before beginning operation so
that all flags are set to their initial state. In width or depth
expansion the First Load pin (
FL) must be programmed to
indicate the first device.
The data is written into the FIFO in parallel through the D0–
15
input data lines. A write cycle is initiated on the falling edge
of the Write (
W) signal provided the Full Flag (FF) is not
asserted. If the
W signal changes from HIGH-to-LOW and the
Full Flag (
FF) is already set, the write line is internally inhibited
internally from incrementing the write pointer and no write
operation occurs.
Data set-up and hold times must be met with respect to the
rising edge of Write. On the rising edge of
W, the write pointer
is incremented. Write operations can occur simultaneously or
asynchronously with read operations.
Serial Data Output
The serial data is output on the SO pin. The data is clocked
out on the rising edge of SOCP providing the Empty Flag (
EF)
is not asserted. If the Empty Flag is asserted then the next data
word is inhibited from moving to the output register and being
clocked out by SOCP.
The serial word is shifted out Least Significant Bit or Most
Significant Bit first, depending on the
FL/DIR level during
operation. A LOW on DIR will cause the Least Significant Bit
to be read out first. A HIGH on DIR will cause the Most
Significant Bit to be read out first.
CAPACITANCE (TA = +25
°C, f = 1.0MHz)
Symbol
Parameter(1)
Conditions
Max.
Unit
CIN
Input Capacitance
VIN = 0V
10
pF
COUT
Output
Capacitance
VOUT = 0V
12
pF
NOTE:
2665 tbl 08
1. Characterized values, not currently tested.
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
5ns
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
Output Load
See Figure A
2665 drw 03
1.1K
30pF
680
5V
TO
OUTPUT
PIN
*
or equivalent circuit
Figure A. Output Load
*Includes jig and scope capacitances.
tRSC
,
FLAG
STABLE
FLAG
STABLE
2665 drw 04
tRSC
tRSS
tRSR
tRSC
tRS
SOCP
tRSS
tRSR
NOTE 2
tFLS
tFLH
/DIR
相关PDF资料 |
PDF描述 |
|---|---|
| MS3102R28-15SX | CONN RCPT 35POS BOX MNT W/SCKT |
| VE-BND-IV-F4 | CONVERTER MOD DC/DC 85V 150W |
| MS27497P14F18S | CONN RCPT 18POS WALL MNT W/SCKT |
| MS27467T21B16PB | CONN PLUG 16POS STRAIGHT W/PINS |
| VE-BND-IV-F3 | CONVERTER MOD DC/DC 85V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72125L25SOG | 功能描述:IC FIFO 1KX16 PAR-SER 28SOIC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72125L25SOG8 | 功能描述:IC FIFO 1KX16 PAR-SER 28SOIC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72125L25TP | 功能描述:IC FIFO 1KX16 PAR-SER 28DIP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72125L50SO | 功能描述:IC FIFO 1KX16 PAR-SER 28SOIC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:74ABT 功能:同步，双端口 存储容量:4.6K（64 x 36 x2） 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP（14x14） 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984 |
| IDT72125L50SO8 | 功能描述:IC FIFO 1KX16 PAR-SER 28SOIC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。