- 您现在的位置：买卖IC网 > PDF目录10050 > IDT72230L25TP (IDT, Integrated Device Technology Inc)IC FIFO 2KX8 SYNC 25NS 28DIP PDF资料下载
参数资料
| 型号： | IDT72230L25TP |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 2KX8 SYNC 25NS 28DIP |
| 标准包装： | 14 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 16K (2K x 8) |
| 数据速率： | 67MHz |
| 访问时间： | 25ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 28-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
| 其它名称： | 72230L25TP |
5
COMMERCIALTEMPERATURERANGE
IDT72420/72200/72210/72220/72230/72240 CMOS SYNCFIFO
64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8, 4,096 x 8
When all the data has been read from the FIFO, the Empty Flag (EF) will
go LOW, inhibiting further read operations. Once a valid write operation has
been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid
read can begin. Read Enable (REN) is ignored when the FIFO is empty.
OUTPUT ENABLE (OE) — When Output Enable (OE) is enabled (LOW),
the parallel output buffers receive data from the output register. When
Output Enable (OE) is disabled (HIGH), the Q output data bus is in a high-
impedance state.
OUTPUTS:
FULL FLAG (FF) — The Full Flag (FF) will go LOW, inhibiting further write
operation, when the device is full. If no reads are performed after Reset
(RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72420, 256
writes for the IDT72200, 512 writes for the IDT72210, 1,024 writes for the
IDT72220,2,048writesfortheIDT72230,and4,096writesfortheIDT72240.
The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH
transition of the Write Clock (WCLK).
EMPTY FLAG (EF) — The Empty Flag (EF) will go LOW, inhibiting further
read operations, when the read pointer is equal to the write pointer,
indicating the device is empty.
The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH
transition of the Read Clock (RCLK).
ALMOST-FULL FLAG (AF) — The Almost-Full Flag (AF) will go LOW when
the FIFO reaches the almost-full condition. If no reads are performed after
Reset (RS), the Almost-Full Flag (AF) will go LOW after 57 writes for the
IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1,017
writes for the IDT72220, 2,041 writes for the IDT72230 and 4,089 writes for
the IDT72240.
The Almost-Full Flag (AF) is synchronized with respect to the LOW-to-
HIGH transition of the Write Clock (WCLK).
ALMOST-EMPTY FLAG (AE) — The Almost-Empty Flag (AE) will go LOW
when the FIFO reaches the almost-empty condition. If no reads are
performed after Reset (RS), the Almost-Empty Flag (AE) will go HIGH after
8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and
IDT72240.
The Almost-Empty Flag (AE) is synchronized with respect to the LOW-
to-HIGH transition of the Read Clock (RCLK).
DATA OUTPUTS (Q0–Q7) — Data outputs for 8-bit wide data.
SIGNAL DESCRIPTIONS
INPUTS:
Data In (D0–D7) — Data inputs for 8-bit wide data.
CONTROLS:
RESET (RS) — Reset is accomplished whenever the Reset (RS) input is
taken to a LOW state. During reset, both internal read and write pointers are
set to the first location. A reset is required after power up before a write
operation can take place. The Full Flag (FF) and Almost-Full Flag (AF) will
be reset to HIGH after tRSF. The Empty Flag (EF) and Almost-Empty Flag
(AE) will be reset to LOW after tRSF. During reset, the output register is
initialized to all zeros.
WRITE CLOCK (WCLK) — A write cycle is initiated on the LOW-to-HIGH
transitionoftheWriteClock(WCLK).Datasetupandholdtimesmustbemet
in respect to the LOW-to-HIGH transition of the Write Clock. The Full Flag
(FF) and Almost-Full Flag (AF) are synchronized with respect to the LOW-
to-HIGH transition of the Write Clock.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (WEN) — When Write Enable (WEN) is LOW, data can
be loaded into the input register and RAM array on the LOW-to-HIGH
transition of every Write Clock (WCLK). Data is stored in the RAM array
sequentially and independently of any on-going read operation.
When Write Enable (WEN) is HIGH, the input register holds the previous
data and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting
further write operations. Upon the completion of a valid read cycle, the Full
Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write
Enable (WEN) is ignored when the FIFO is full.
READ CLOCK (RCLK) — Data can be read on the outputs on the LOW-to-
HIGH transition of the Read Clock (RCLK). The Empty Flag (EF) and
Almost-Empty flag (AE) are synchronized with respect to the LOW-to-HIGH
transition of the Read Clock.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (REN) — When Read Enable (REN) is LOW, data is read
from the RAM array to the output register on the LOW-to-HIGH transition of
the Read Clock (RCLK).
When Read Enable (REN) is HIGH, the output register holds the
previous data and no new data is allowed to be loaded into the register.
Number of Words in FIFO
IDT72420
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240
FF
AF
AE
EF
00
0
H
L
1 to 7
H
L
H
8 to 56
8 to 248
8 to 504
8 to 1,016
8 to 2,040
8 to 4,088
HHHH
57 to 63
249 to 255
505 to 511
1,017 to 1,023
2,041 to 2,047
4,089 to 4,095
H
L
H
64
256
512
1,024
2,048
4,096
L
H
TABLE 1 — STATUS FLAGS
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1384IG#TR | IC TXRX RS232 5V LP SHTDN 20SSOP |
| IDT72V821L20TF8 | IC FIFO SYNC 512X9X2 20NS 64QFP |
| LTC2254CUH#PBF | IC ADC 14-BIT 105MSPS 3V 32-QFN |
| VI-2NV-IW-F1 | CONVERTER MOD DC/DC 5.8V 100W |
| LTC2171IUKG-14#TRPBF | IC ADC 14BIT SER/PAR 40M 52-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72231L10J | 功能描述:IC FIFO SYNC 512X9 10NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72231L10J8 | 功能描述:IC FIFO SYNC 512X9 10NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72231L10JG | 功能描述:IC FIFO SYNC 512X9 10NS 32PLCC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72231L10JG8 | 功能描述:IC FIFO SYNC 512X9 10NS 32PLCC RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72231L10PF | 功能描述:IC FIFO SYNC 512X9 10NS 32QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
发布紧急采购，3分钟左右您将得到回复。