- 您现在的位置：买卖IC网 > PDF目录9977 > IDT72261LA15TFI (IDT, Integrated Device Technology Inc)IC FIFO 8192X18 LP 15NS 64QFP PDF资料下载
参数资料
| 型号： | IDT72261LA15TFI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 22/27页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 8192X18 LP 15NS 64QFP |
| 标准包装： | 80 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 144K（8K x 18） |
| 数据速率： | 67MHz |
| 访问时间： | 15ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 托盘 |
| 其它名称： | 72261LA15TFI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页
4
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72261LA/72271LA SuperSync FIFO
16,384 x 9 and 32,768 x 9
Symbol
Name
I/O
Description
D0–D8
DataInputs
I
Data inputs for a 9-bit bus.
MRS
MasterReset
I
MRS initializes the read and write pointers to zero and sets the output register to all zeroes.
During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of
two programmable flag default settings, and serial or parallel programming of the offset settings.
PRS
Partial Reset
I
PRS initializes the read and write pointers to zero and sets the output method (serial or parallel),
and programmable flag settings are all retained.
RT
Retransmit
I
RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to
LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, programming
method, existing timing mode or programmable flag settings. RT is useful to reread data from the
first physical location of the FIFO.
FWFT/SI
First Word Fall
I
During Master Reset, selects First Word Fall Through or IDT Standard mode. Through/Serial
In After Master Reset, this pin functions as a serial input for loading offset registers
WCLK
Write Clock
I
When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into
the programmable registers for parallel programming, and when enabled by SEN, the rising
edge of WCLK writes one bit of data into the programmable register for serial programming.
WEN
Write Enable
I
WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK
Read Clock
I
When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets
fromtheprogrammableregisters.
REN
Read Enable
I
REN enables RCLK for reading data from the FIFO memory and offset registers.
OE
OutputEnable
I
OE controlstheoutputimpedanceofQn.
SEN
SerialEnable
I
SENenablesserialloadingofprogrammableflagoffsets.
LD
Load
I
During Master Reset, LD selects one of two partial flag default offsets (127 or 1,023) and determines
the flag offset programming method, serial or parallel. After Master Reset, this pin enables writing to
andreadingfromtheoffsetregisters.
DC
Don't Care
I
This pin must be tied to either VCC or GND and must not toggle after Master Reset.
FF/IR
Full Flag/
O
In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory
Input Ready
is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space
available for writing to the FIFO memory.
EF/OR
EmptyFlag/
O
In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory
OutputReady
is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data
availableattheoutputs.
PAF
Programmable
O
PAF goes LOW if the number of words in the FIFO memory is more than word capacity of the FIFO
Almost-FullFlag
minusthefulloffsetvaluem,whichisstoredintheFullOffsetregister.Therearetwopossibledefault
values for m: 127 or 1,023.
PAE
Programmable
O
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the
Almost-EmptyFlag
Empty Offset register. There are two possible default values for n: 127 or 1,023. Other values for n
can be programmed into the device.
HF
Half-FullFlag
O
HF indicates whether the FIFO memory is more or less than half-full.
Q0–Q8
DataOutputs
O
Data outputs for a 9-bus
VCC
Power
+5 Volt power supply pins.
GND
Ground
Groundpins.
PIN DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| MS27656T9B6P | CONN RCPT 6POS WALL MNT W/PINS |
| IDT72261LA15TFGI | IC FIFO 8192X18 LP 15NS 64QFP |
| IDT72261LA10TF | IC FIFO 8192X18 LP 10NS 64QFP |
| KAD2708C-21Q68 | IC ADC 8BIT 210MSPS SGL 68-QFN |
| VE-211-MX-F3 | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72261LA15TFI8 | 功能描述:IC FIFO 8192X18 LP 15NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72261LA20PF | 功能描述:IC FIFO 8192X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72261LA20PF8 | 功能描述:IC FIFO 8192X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72261LA20PFI | 功能描述:IC FIFO 8192X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72261LA20PFI8 | 功能描述:IC FIFO 8192X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。