- 您现在的位置：买卖IC网 > PDF目录9928 > IDT72281L20PFI (IDT, Integrated Device Technology Inc)IC FIFO 32768X18 LP 20NS 64QFP PDF资料下载
参数资料
| 型号： | IDT72281L20PFI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 21/26页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 32768X18 LP 20NS 64QFP |
| 标准包装： | 90 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 589K（32K x 18） |
| 数据速率： | 50MHz |
| 访问时间： | 20ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 托盘 |
| 其它名称： | 72281L20PFI |
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72281/72291
CMOS SuperSync FIFO 65,536 x 9 and 131,072 x 9
4
PIN DESCRIPTION
Symbol
Name
I/O
Description
D0–D8
DataInputs
I
Data inputs for a 9-bit bus.
MRS
MasterReset
I
MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two program-
mableflagdefaultsettings,andserialorparallelprogrammingoftheoffsetsettings.
PRS
PartialReset
I
PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and
programmableflagsettingsareallretained.
RT
Retransmit
I
RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to
LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, program
ming method, existing timing mode or programmable flag settings. RT is useful to reread data from
the first physical location of the FIFO.
FWFT/SI
FirstWordFall
I
During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset,
Through/Serial In
thispinfunctionsasaserialinputforloadingoffsetregisters
WCLK
WriteClock
I
When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the
programmable registers for parallel programming, and when enabled by SEN, the rising edge of
WCLKwritesonebitofdataintotheprogrammableregisterforserialprogramming.
WEN
WriteEnable
I
WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK
Read Clock
I
When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from
theprogrammableregisters.
REN
Read Enable
I
REN enables RCLK for reading data from the FIFO memory and offset registers.
OE
OutputEnable
I
OE controls the output impedance of Qn.
SEN
SerialEnable
I
SENenablesserialloadingofprogrammableflagoffsets.
LD
Load
I
During Master Reset, LD selects one of two partial flag default offsets (127 or 1,023 and determines
the flag offset programming method, serial or parallel. After Master Reset, this pin enables writing to
andreadingfromtheoffsetregisters.
DC
Don't Care
I
This pin must be tied to either VCC or GND and must not toggle after Master Reset.
FF/IR
Full Flag/
O
In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO
Input Ready
memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is
space available for writing to the FIFO memory.
EF/OR
EmptyFlag/
O
In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO
OutputReady
memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there
isvaliddataavailableattheoutputs.
PAF
Programmable
O
PAF goes LOW if the number of words in the FIFO memory is more than total word capacity of the
Almost-FullFlag
FIFO minus the full offset value m, which is stored in the Full Offset register. There are two possible
default values for m: 127 or 1,023.
PAE
Programmable
O
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in
Almost-EmptyFlag
the Empty Offset register. There are two possible default values for n: 127 or 1,023. Other values
for n can be programmed into the device.
HF
Half-FullFlag
O
HF indicates whether the FIFO memory is more or less than half-full.
Q0–Q8
DataOutputs
O
Data outputs for a 9-bus
VCC
Power
+5 Volt power supply pins.
GND
Ground
Groundpins.
相关PDF资料 |
PDF描述 |
|---|---|
| ICL3245IVZ | IC 3DRVR/5RCVR RS232 3V 28-TSSOP |
| MAX152EWP+T | IC ADC 8BIT 1UA PWR-DWN 20-SOIC |
| V150B28M250BG3 | CONVERTER MOD DC/DC 28V 250W |
| IDT72281L15PFI | IC FIFO 32768X18 LP 15NS 64QFP |
| ICL3243CVZ | IC 3DRVR/5RCVR RS232 3V 28-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72281L20PFI8 | 功能描述:IC FIFO 32768X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72281L20TF | 功能描述:IC FIFO 32768X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72281L20TF8 | 功能描述:IC FIFO 32768X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72281L20TFI | 功能描述:IC FIFO 32768X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72281L20TFI8 | 功能描述:IC FIFO 32768X18 LP 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。