- 您现在的位置：买卖IC网 > PDF目录9948 > IDT723636L15PF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 512X36X2 128QFP PDF资料下载
参数资料
| 型号： | IDT723636L15PF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/35页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 512X36X2 128QFP |
| 标准包装： | 72 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 36.8K（512 x 36 x 2） |
| 数据速率： | 67MHz |
| 访问时间： | 15ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 托盘 |
| 其它名称： | 723636L15PF |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
15
IDT723626/723636/723646 CMOS TRIPLE BUS SyncFIFO
WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 and 1,024 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
data appear on A18-A35. (In this case, A0-A17 are indeterminate.) For a 9-
bit bus size, 9 bits of mailbox data appear on A18-A26. (In this case, A0-A17
and A27-A35 are indeterminate.)
The data in a mail register remains intact after it is read and changes only
whennewdataiswrittentotheregister.TheEndianSelectfeaturehasnoeffect
on mailbox data.
NotethatMBCmustbeHIGHduringMasterReset(until
FFA/IRAandFFC/
IRC go HIGH. MBA and MBB are don't care inputs during Master Reset. For
mail registers and mail register flag timing diagrams, see Figure 28 and 29.
BUS SIZING
Port B may be configured in either an 18-bit word or a 9-bit byte format
for data read from FIFO1. Port C may be configured in either an 18-bit word
or a 9-bit byte format for data written to FIFO2. The bus size can be selected
independently for Ports B and C. The level applied to the Port B Size Select
(SIZEB) input determines the Port B bus size and the level applied to the
Port C Size Select (SIZEC) input determines the Port C bus size. These
levels should be static throughout FIFO operation. Both bus size selections
are implemented at the completion of Master Reset, by the time the Full/
Input Ready flag is set HIGH, as shown in Figures 2 and 3.
Two different methods for sequencing data transfer are available for
Ports B and C regardless of whether the bus size selection is byte- or word-
size. They are referred to as Big-Endian (most significant byte first) and
Little-Endian (least significant byte first). The level applied to the Big-
Endian Select (BE) input during the LOW-to-HIGH transition of
MRS1 and
MRS2selectstheendianmethodthatwillbeactiveduringFIFOoperation.This
selection applies to both ports B and C. The endian method is implemented at
thecompletionofMasterReset,bythetimetheFull/InputReadyflagissetHIGH,
as shown in Figures 2 and 3 (see Endian Selection section).
Only36-bitlongworddataiswrittentoorreadfromthetwoFIFOmemories
onthesedevices.Bus-matchingoperationsaredoneafterdataisreadfromthe
FIFO1 RAM (Port B) and before data is written to the FIFO2 RAM (Port C).
The Endian Select operations are not available when transferring data via
mailboxregisters.Furthermore,boththeword-andbyte-sizebusselectionslimit
thewidthofthedatabusthatcanbeusedformailregisteroperations.Inthiscase,
onlythosebytelanesbelongingtotheselectedword-orbyte-sizebuscancarry
mailboxdata.Theremainingdataoutputswillbeindeterminate.Theremaining
data inputs will be don’t care inputs. For example, when a word-size bus is
selected on Port B, then mailbox data can be transmitted only from A0-A17 to
B0-B17. When a byte-size bus is selected on Port B, then mailbox data can be
transmitted only from A0-A8 to B0-B8. Similarly, when a word-size bus is
selected on Port C, then mailbox data can be transmitted only from C0-C17 to
A18-A35. When a byte-size bus is selected on Port C, then mailbox data can
be transmitted only from C0-C8 to A18-A26. (See Figures 28 and 29).
BUS-MATCHING FIFO1 READS
Data is read from the FIFO1 RAM in 36-bit long word increments. Since
Port B can have a byte or word size, only the first one or two bytes appear
on the selected portion of the FIFO1 output register, with the rest of the long
word stored in auxiliary registers. In this case, subsequent FIFO1 reads
output the rest of the long word to the FIFO1 output register in the order
shown by Figure 2.
When reading data from FIFO1 in byte format, the unused B9-B17
outputs are indeterminate.
BUS-MATCHING FIFO2 WRITES
Data is written to the FIFO2 RAM in 36-bit long word increments. Data
written to FIFO2 with a byte or word bus size stores the initial bytes or words
in auxiliary registers. The CLKC rising edge that writes the fourth byte or the
second word of long word to FIFO2 also stores the entire long word in the
FIFO2 memory. The bytes are arranged in the manner shown in Figure 3.
When writing data to FIFO2 in byte format, the unused C9-C17 inputs
are don't care inputs.
相关PDF资料 |
PDF描述 |
|---|---|
| V150B24M250BF | CONVERTER MOD DC/DC 24V 250W |
| IDT723634L15PF | IC FIFO SYNC 512X36X2 128QFP |
| MS3124E14-5P | CONN RCPT 5POS JAM NUT W/PINS |
| V150B24M250BL2 | CONVERTER MOD DC/DC 24V 250W |
| IDT723632L15PF | IC FIFO SYNC 512X36X2 120QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT723636L15PF8 | 功能描述:IC FIFO SYNC 512X36X2 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723641L15PF | 功能描述:IC FIFO SYNC 1024X36 120-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723641L15PF8 | 功能描述:IC FIFO SYNC 1024X36 120-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723641L15PFG | 功能描述:IC FIFO SYNC 1024X36 132-PQFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT723641L15PFG8 | 功能描述:IC FIFO SYNC 1024X36 120-TQFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。