- 您现在的位置：买卖IC网 > PDF目录10141 > IDT72401L15SO8 (IDT, Integrated Device Technology Inc)IC FIFO PAR 64X4 15NS 16-SOIC PDF资料下载
参数资料
| 型号： | IDT72401L15SO8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 5/9页 |
| 文件大小： | 0K |
| 描述： | IC FIFO PAR 64X4 15NS 16-SOIC |
| 标准包装： | 1,000 |
| 系列： | 7200 |
| 功能： | 异步 |
| 存储容量： | 256（64 x 4） |
| 数据速率： | 15MHz |
| 访问时间： | 15ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 72401L15SO8 |
5
IDT72401/72403
CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL
TEMPERATURE RANGES
JUNE 29, 2012
FUNCTIONALDESCRIPTION
The 64x4FIFOisdesigned usinga dual port RAMarchitecture asopposed
to the traditional shift register approach. This FIFO architecture has a write
pointer, a read pointer and control logic, which allow simultaneous read and
writeoperations. ThewritepointerisincrementedbythefallingedgeoftheShift
In(Sl)control;thereadpointerisincrementedbythefallingedgeoftheShiftOut
(SO). The Input Ready (IR) signals when the FIFO has an available memory
location; Output Ready (OR) signals when there is valid data on the output.
OutputEnable(OE)providesthecapabilityofthree-statingtheFIFOoutputs.
FIFO RESET
TheFIFOmustberesetuponpowerupusingtheMasterReset(MR)signal.
ThiscausestheFlFOtoenteranemptystate,signifiedbyOutputReady(OR)
being LOW and Input Ready (IR) being HIGH. In this state, the data outputs
(Q0-3) will be LOW.
DATAINPUT
DataisshiftedinontheLOW-to-HlGHtransitionofShiftIn(Sl).Thisloads
inputdataintothefirstwordlocationoftheFIFOandcausesInputReady(IR)
togoLOW.OntheHlGH-to-LOWtransitionofSI,thewritepointerismovedto
thenextwordpositionandIRgoesHIGH,indicatingthereadinesstoacceptnew
data. If the FIFO is full, IR will remain LOW until a word of data is shifted out.
DATAOUTPUT
DataisshiftedoutontheHlGH-to-LOWtransitionofShiftOut(SO). Thiscauses
the internal read pointer to be advanced to the next word location. If data is
present, valid data will appear on the outputs and Output Ready (OR) will go
HIGH. Ifdataisnotpresent,ORwillstayLOWindicatingtheFIFOisempty. The
lastvalidwordreadfromtheFIFOwillremainattheFlFOsoutputwhenitisempty.
WhentheFIFOisnotempty,ORgoesLOWontheLOW-to-HIGHtransitionof
SO. PreviousdataremainsontheoutputuntiltheHIGH-to-LOWtransitionof
SO).
FALL THROUGH MODE
TheFIFOoperatesinafall-throughmodewhendatagetsshiftedintoanempty
FIFO. Afterafall-throughdelaythedatapropagatestotheoutput. Whenthe
datareachestheoutput,theOutputReady(OR)goesHIGH. Fall-throughmode
alsooccurswhentheFIFOiscompletelyfull. Whendataisshiftedoutofthefull
FIFO,alocationisavailablefornewdata. Afterafall-throughdelay,theInput
Ready (IR) goes HIGH. If Shift In (SI) is HIGH, the new data can be written
to the FIFO.
SincetheseFlFOsarebasedonaninternaldual-portRAMarchitecturewith
separatereadandwritepointers,thefall-throughtime(tPT)isonecyclelong.
AwordmaybewrittenintotheFIFOonaclockcycleandcanbeaccessedon
thenextclockcycle.
Figure 3. The Mechanism of Shifting Data Into the FIFO
NOTES:
1. IR HIGH indicates space is available and a SI pulse may be applied.
2. Input Data is loaded into the first word.
3. IR goes LOW indicating the first word is full.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full then the IR remains LOW.
7. SI pulses applied while IR is LOW will be ignored (see Figure 4).
Figure 2. Input Timing
SI
IR
INPUT DATA
2747 drw 06
1/fIN
tSIH
tSIL
tIDH
tIDS
1/fIN
tIRH
tIRL
SI
IR
INPUT DATA
STABLE DATA
(2)
(3)
(5)
2747 drw 07
(6)
(4)
(1)
(7)
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V01L35J8 | IC ASYNCH 512X9 35NS 32-PLCC |
| IDT72V01L25J8 | IC ASYNCH 512X9 25NS 32-PLCC |
| LTC2852HDD#PBF | IC TXRX RS485/RS422 10-DFN |
| AD7863ARZ-2 | IC ADC 14BIT DUAL 2CHAN 28SOIC |
| LTC2851HS8#PBF | IC TXRX RS485 20MBPS 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72401L25DB | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO ASYNC 64X4 16CDIP |
| IDT72401L25P | 功能描述:IC FIFO PAR 64X4 25NS 16-DIP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72401L25SO | 功能描述:IC FIFO PAR 64X4 25NS 16-SOIC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72401L25SO8 | 功能描述:IC FIFO PAR 64X4 25NS 16-SOIC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72401L35DB | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO ASYNC 64X4 16CDIP |
发布紧急采购，3分钟左右您将得到回复。