- 您现在的位置：买卖IC网 > PDF目录10141 > IDT72V01L25J8 (IDT, Integrated Device Technology Inc)IC ASYNCH 512X9 25NS 32-PLCC PDF资料下载
参数资料
| 型号： | IDT72V01L25J8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/12页 |
| 文件大小： | 0K |
| 描述： | IC ASYNCH 512X9 25NS 32-PLCC |
| 标准包装： | 750 |
| 系列： | 72V |
| 功能： | 异步 |
| 存储容量： | 4.6K（512 x 9） |
| 访问时间： | 25ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LCC（J 形引线） |
| 供应商设备封装： | 32-PLCC（13.97x11.43） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72V01L25J8 |
4
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V01/72V02/72V03/72V04/72V05/72V06 3.3V ASYNCHRONOUS FIFO
512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 – D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (RS)
Reset is accomplished whenever the Reset (RS) input is taken to a LOW
state. During reset, both internal read and write pointers are set to the first
location. A reset is required after power up before a write operation can take
place. Both the Read Enable (R) and Write Enable (W) inputs must be
in the HIGH state during the window shown in Figure 2, (i.e., tRSS
before the rising edge of RS ) and should not change until tRSR after
the rising edge of RS. Half-Full Flag (HF) will be reset to HIGH after
Reset (RS).
WRITE ENABLE (W)
A write cycle is initiated on the falling edge of this input if the Full Flag (FF)
isnotset. Datasetupandholdtimesmustbeadheredtowithrespecttotherising
edgeoftheWriteEnable(W). DataisstoredintheRAMarraysequentiallyand
independently of any ongoing read operation.
After half of the memory is filled and at the falling edge of the next write
operation,theHalf-FullFlag(HF)willbesettoLOWandwillremainsetuntilthe
difference between the write pointer and read pointer is less than or equal to
onehalfofthetotalmemoryofthedevice. TheHalf-FullFlag(HF)isthenreset
by the rising edge of the read operation.
Topreventdataoverflow,theFullFlag(FF)willgoLOW,inhibitingfurther
write operations. Upon the completion of a valid read operation, the Full Flag
(FF) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO
isfull,theinternalwritepointerisblockedfromW,soexternalchangesinWwill
notaffecttheFIFOwhenitisfull.
READ ENABLE (R)
AreadcycleisinitiatedonthefallingedgeoftheReadEnable(R)provided
theEmptyFlag(EF)isnotset.ThedataisaccessedonaFirst-In/First-Outbasis,
independent of any ongoing write operations. After Read Enable (R) goes
HIGH,theDataOutputs(Q0–Q8)willreturntoahighimpedanceconditionuntil
thenextReadoperation. WhenalldatahasbeenreadfromtheFIFO,theEmpty
Flag(EF)willgoLOW,allowingthe“final”readcyclebutinhibitingfurtherread
operationswiththedataoutputsremaininginahighimpedancestate.Oncea
validwriteoperationhasbeenaccomplished,theEmptyFlag(EF)willgoHIGH
aftertWEFandavalidReadcanthenbegin. WhentheFIFOisempty,theinternal
readpointerisblockedfromRsoexternalchangesinRwillnotaffecttheFIFO
when it is empty.
FIRST LOAD/RETRANSMIT (FL/RT)
This is a dual-purpose input. In the Depth Expansion Mode, this pin is
groundedtoindicatethatitisthefirstloaded(seeOperatingModes).IntheSingle
DeviceMode,thispinactsastheretransmitinput. TheSingleDeviceModeis
initiated by grounding the Expansion In (XI).
TheseFIFOscanbemadetoretransmitdatawhentheRetransmitEnable
control(RT)inputispulsedLOW. Aretransmitoperationwillsettheinternalread
pointertothefirstlocationandwillnotaffectthewritepointer.ReadEnable(R)
andWriteEnable(W)mustbeintheHIGHstateduringretransmit.Thisfeature
is useful when less than 512/1,024/2,048/4,096/8,192/16,384 writes are
performed between resets. The retransmit feature is not compatible with the
Depth Expansion Mode and will affect the Half-Full Flag (HF), depending on
the relative locations of the read and write pointers.
EXPANSION IN (XI)
Thisinputisadual-purposepin.ExpansionIn(XI)isgroundedtoindicate
an operation in the single device mode. Expansion In (XI) is connected to
Expansion Out (XO) of the previous device in the Depth Expansion or Daisy
Chain Mode.
OUTPUTS:
FULL FLAG (FF)
TheFullFlag(FF)willgoLOW,inhibitingfurtherwriteoperation,whenthe
writepointerisonelocationlessthanthereadpointer,indicatingthatthedevice
is full. If the read pointer is not moved after Reset (RS), the Full-Flag (FF)will
go LOW after 512/1,024/2,048/4,096/8,192/16,384 writes to the IDT72V01/
72V02/72V03/72V04/72V05/72V06.
EMPTY FLAG (EF)
TheEmptyFlag(EF)willgoLOW,inhibitingfurtherreadoperations,when
thereadpointerisequaltothewritepointer,indicatingthatthedeviceisempty.
EXPANSION OUT/HALF-FULL FLAG (XO/HF)
Thisisadual-purposeoutput. Inthesingledevicemode,whenExpansion
In (XI) is grounded, this output acts as an indication of a half-full memory.
After half of the memory is filled and at the falling edge of the next write
operation,theHalf-FullFlag(HF)willbesetLOWandwillremainsetuntilthe
difference between the write pointer and read pointer is less than or equal to
onehalfofthetotalmemoryofthedevice.TheHalf-FullFlag(HF)isthenreset
by using rising edge of the read operation.
IntheDepthExpansionMode,ExpansionIn(XI)isconnectedtoExpansion
Out(XO)ofthepreviousdevice.Thisoutputactsasasignaltothenextdevice
in the Daisy Chain by providing a pulse to the next device when the previous
devicereachesthelastlocationofmemory.
DATA OUTPUTS (Q0 – Q8)
Dataoutputsfor9-bitwidedata. Thisdataisinahighimpedancecondition
whenever Read (R) is in a HIGH state.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2852HDD#PBF | IC TXRX RS485/RS422 10-DFN |
| AD7863ARZ-2 | IC ADC 14BIT DUAL 2CHAN 28SOIC |
| LTC2851HS8#PBF | IC TXRX RS485 20MBPS 8-SOIC |
| MS3102R28-4P | CONN RCPT 9POS BOX MNT W/PINS |
| LTC2851HMS8#PBF | IC TXRX RS485 20MBPS 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V01L25JGI | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 512X9 25NS 32-PLCC |
| IDT72V01L25JGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 512X9 25NS 32-PLCC |
| IDT72V01L25JI | 功能描述:IC ASYNCH 512X9 25NS 32-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:74ABT 功能:同步，双端口 存储容量:4.6K（64 x 36 x2） 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP（14x14） 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984 |
| IDT72V01L25JI8 | 功能描述:IC ASYNCH 512X9 25NS 32-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72V01L35J | 功能描述:IC ASYNCH 512X9 35NS 32-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
发布紧急采购，3分钟左右您将得到回复。