- 您现在的位置：买卖IC网 > PDF目录9902 > IDT72V2103L7-5BC (IDT, Integrated Device Technology Inc)IC FIFO SUPERSYNCII 7-5NS 100BGA PDF资料下载
参数资料
| 型号： | IDT72V2103L7-5BC |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 44/46页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SUPERSYNCII 7-5NS 100BGA |
| 标准包装： | 1 |
| 系列： | 72V |
| 功能： | 异步，同步 |
| 存储容量： | 2.3K（131 x 18） |
| 数据速率： | 133MHz |
| 访问时间： | 5ns |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LBGA |
| 供应商设备封装： | 100-CABGA（11x11） |
| 包装： | 托盘 |
| 其它名称： | 72V2103L7-5BC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页
7
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
JUNE 1, 2010
Symbol
Name
I/O
Description
PIN DESCRIPTION-CONTINUED (TQFP & BGA PACKAGES)
NOTES:
1. Inputs should not change state after Master Reset.
2. These pins are for the JTAG port. Please refer to pages 41-45 and Figures 31-33.
PIN DESCRIPTION (BGA PACKAGE ONLY)
Symbol
Name
I/O
Description
ASYR(1)
Asynchronous
I
A HIGH on this input during Master Reset will select Synchronous read operation for the output port. A LOW
Read Port
will select Asynchronous operation. If Asynchronous is selected the FIFO must operate in IDT Standard mode.
ASYW(1)
Asynchronous
I
A HIGH on this input during Master Reset will select Synchronous write operation for the input port. A LOW
WritePort
will select Asynchronous operation.
TCK(2)
JTAG Clock
I
Clock input for JTAG function. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the
device are synchronous to TCK. Data from TMS and TDI are sampled on the rising edge of TCK and outputs change
on the falling edge of TCK. If the JTAG function is not used this signal needs to be tied to GND.
TDI(2)
JTAG Test Data
I
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data
Input
seriallyloadedviatheTDIontherisingedgeofTCKtoeithertheInstructionRegister,IDRegisterandBypassRegister.
An internal pull-up resistor forces TDI HIGH if left unconnected.
TDO(2)
JTAG Test Data
O
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data
Output
seriallyloadedoutputviatheTDOonthefallingedgeofTCKfromeithertheInstructionRegister,IDRegisterandBypass
Register. This output is high impedance except when shifting, while in SHIFT-DR and SHIFT-IR controller states.
TMS(2)
JTAG Mode
I
TMSisaserialinputpin.OneoffourterminalsrequiredbyIEEEStandard1149.1-1990.TMSdirectsthedevicethrough
its TAP controller states. An internal pull-up resistor forces TMS HIGH if left unconnected.
TRST(2)
JTAG Reset
I
TRST is an asynchronous reset pin for the JTAG controller. The JTAG TAP controller will automatically reset upon
power-up. If the JTAG function is not used then this signal should to be tied to GND.
RM(1)
RetransmitTiming
I
During Master Reset, a LOW on RM will select zero latency Retransmit timing Mode. A HIGH on RM will select
Mode
normal latency mode.
RT
Retransmit
I
RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH
in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode or programmable
flag settings.
RT is useful to reread data from the first physical location of the FIFO.
SEN
Serial Enable
I
SENenablesserialloadingofprogrammableflagoffsets.
WCLK/
WriteClock/
I
If Synchronous operation of the write port has been selected, when enabled by
WEN, the rising edge of WCLK
WR
WriteStrobe
writes data into the FIFO. If Asynchronous operation of the write port has been selected, WR writes data into the
FIFO on a rising edge in an Asynchronous manner, (
WENshouldbetiedtoitsactivestate).Asynchronousoperation
of the WCLK/WR input is only available in the BGA package.
WEN
WriteEnable
I
WEN enables WCLK for writing data into the FIFO memory and offset registers.
VCC
+3.3V Supply
I
These are VCC supply inputs and must be connected to the 3.3V supply rail.
NOTE:
1. Inputs should not change state after Master Reset.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX139CMH+TD | IC ADC 3.5 DIG W/LED DVR 44MQFP |
| IDT72V3690L7-5BBI | IC FIFO SS 32768X36 7-5N 144BGA |
| MAX1062CEUB+T | IC ADC 14BIT 200KSPS 10-UMAX |
| ICL3241EIBZ | IC 3DRVR/5RCVR RS232 3V 28-SOIC |
| ICL3241EIAZ | IC 3DRVR/5RCVR RS232 3V 28-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V2103L7-5BCI | 功能描述:IC FIFO SUPERSYNCII 7-5NS 100BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2103L7-5PF | 功能描述:IC FIFO SSYNCII 7-5NS 80-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2103L7-5PF8 | 功能描述:IC FIFO SSYNCII 7-5NS 80-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2105L10PF | 功能描述:IC FIFO SUPERSYNCII 10NS 64-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2105L10PF8 | 功能描述:IC FIFO SUPERSYNCII 10NS 64-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。