- 您现在的位置：买卖IC网 > PDF目录10175 > IDT72V2113L7-5BCI (IDT, Integrated Device Technology Inc)IC FIFO SYNC 3.3V 5NS 100-LBGA PDF资料下载
参数资料
| 型号： | IDT72V2113L7-5BCI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 13/46页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 3.3V 5NS 100-LBGA |
| 标准包装： | 1 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 4.7Mb（262k x 18） |
| 访问时间： | 5ns |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LBGA |
| 供应商设备封装： | 100-CABGA（11x11） |
| 包装： | 托盘 |
| 产品目录页面： | 1255 (CN2011-ZH PDF) |
| 其它名称： | 72V2113L7-5BCI 800-1513 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
20
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
JUNE 1, 2010
FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)
This is a dual purpose pin. During Master Reset, the state of the FWFT/
SI input determines whether the device will operate in IDT Standard mode or
First Word Fall Through (FWFT) mode.
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode
willbeselected.ThismodeusestheEmptyFlag (
EF)toindicatewhetherornot
there are any words present in the FIFO memory. It also uses the Full Flag
function (
FF) to indicate whether or not the FIFO memory has any free space
for writing. In IDT Standard mode, every word read from the FIFO, including
the first, must be requested using the Read Enable (
REN) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be
selected. This mode uses Output Ready (
OR)toindicatewhetherornotthere
is valid data at the data outputs (Qn). It also uses Input Ready (
IR) to indicate
whether or not the FIFO memory has any free space for writing. In the FWFT
mode,thefirstwordwrittentoanemptyFIFOgoesdirectlytoQnafterthreeRCLK
rising edges,
REN = LOW is not necessary. Subsequent words must be
accessed using the Read Enable (
REN) and RCLK.
AfterMasterReset,FWFT/SIactsasaserialinputforloading
PAEandPAF
offsets into the programmable registers. The serial input function can only be
used when the serial loading method has been selected during Master Reset.
SerialprogrammingusingtheFWFT/SIpinfunctionsthesamewayinbothIDT
Standard and FWFT modes.
WRITE STROBE & WRITE CLOCK (WR/WCLK)
IfSynchronousoperationofthewriteporthasbeenselectedvia
ASYW,this
input behaves as WCLK.
A write cycle is initiated on the rising edge of the WCLK input. Data setup
and hold times must be met with respect to the LOW-to-HIGH transition of the
WCLK.ItispermissibletostoptheWCLK. NotethatwhileWCLKisidle,the
FF/
IR, PAF and HF flags will not be updated. (Note that WCLK is only capable of
updating
HF flag to LOW). The Write and Read Clocks can either be
independent or coincident.
IfAsynchronousoperationhasbeenselectedthisinputisWR(writestrobe).
Data is Asynchronously written into the FIFO via the Dn inputs whenever there
is a rising edge on WR. In this mode the WEN input must be tied LOW.
WRITE ENABLE (
WEN)
When the
WENinputisLOW,datamaybeloadedintotheFIFORAMarray
on the rising edge of every WCLK cycle if the device is not full. Data is stored
in the RAM array sequentially and independently of any ongoing read
operation.
When
WENisHIGH,nonewdataiswrittenintheRAMarrayoneachWCLKcycle.
To prevent data overflow in the IDT Standard mode,
FF will go LOW,
inhibitingfurtherwriteoperations.Uponthecompletionofavalidreadcycle,
FF
will go HIGH allowing a write to occur. The
FFisupdatedbytwoWCLKcycles
+ tSKEW after the RCLK cycle.
To prevent data overflow in the FWFT mode,
IR will go HIGH, inhibiting
further write operations. Upon the completion of a valid read cycle,
IR will go
LOW allowing a write to occur. The
IR flag is updated by two WCLK cycles +
tSKEW after the valid RCLK cycle.
WENisignoredwhentheFIFOisfullineitherFWFTorIDTStandardmode.
If Asynchronous operation of the Read port has been selected, then
WEN
must be held active, (tied LOW).
READ STROBE & READ CLOCK (RD/RCLK)
IfSynchronousoperationofthereadporthasbeenselectedvia
ASYR,this
inputbehavesasRCLK.A readcycleisinitiatedontherisingedgeoftheRCLK
input. Data can be read on the outputs, on the rising edge of the RCLK input.
ItispermissibletostoptheRCLK. NotethatwhileRCLKisidle,the
EF/OR,PAE
and
HF flagswillnotbeupdated.(NotethatRCLKisonlycapableofupdating
the
HF flag to HIGH). The Write and Read Clocks can be independent or
coincident.
If Asynchronous operation has been selected this input is RD (Read
Strobe) . Data is Asynchronously read from the FIFO via the output register
whenever there is a rising edge on RD. In this mode the
REN input must be
tied LOW. The
OEinputisusedtoprovideAsynchronouscontrolofthethree-
stateQnoutputs.
READ ENABLE (
REN)
WhenReadEnableisLOW,dataisloadedfromtheRAMarrayintotheoutput
register on the rising edge of every RCLK cycle if the device is not empty.
When the
REN input is HIGH, the output register holds the previous data
and no new data is loaded into the output register. The data outputs Q0-Qn
maintain the previous data value.
In the IDT Standard mode, every word accessed at Qn, including the first
word written to an empty FIFO, must be requested using
REN. When the last
word has been read from the FIFO, the Empty Flag (
EF)willgoLOW,inhibiting
further read operations.
RENisignoredwhentheFIFOisempty.Onceawrite
is performed,
EFwillgoHIGHallowingareadtooccur.TheEFflagisupdated
by two RCLK cycles + tSKEW after the valid WCLK cycle.
IntheFWFTmode,thefirstwordwrittentoanemptyFIFOautomaticallygoes
to the outputs Qn, on the third valid LOW to HIGH transition of RCLK + tSKEW
after the first write.
RENdoesnotneedtobeassertedLOW.Inordertoaccess
all other words, a read must be executed using
REN.TheRCLKLOWtoHIGH
transition after the last word has been read from the FIFO, Output Ready (
OR)
will go HIGH with a true read (RCLK with
REN = LOW), inhibiting further read
operations.
REN is ignored when the FIFO is empty.
If Asynchronous operation of the Read port has been selected, then
REN
must be held active, (tied LOW).
SERIAL ENABLE (
SEN)
The
SEN input is an enable used only for serial programming of the offset
registers. The serial programming method must be selected during Master
Reset.
SEN isalwaysusedinconjunctionwithLD.Whentheselinesareboth
LOW,dataattheSIinputcanbeloadedintotheprogramregisteronebitforeach
LOW-to-HIGHtransitionofWCLK.
When
SEN is HIGH, the programmable registers retains the previous
settings and no offsets are loaded.
SEN functions the same way in both IDT
Standard and FWFT modes.
OUTPUT ENABLE (
OE)
When Output Enable is enabled (LOW), the parallel output buffers receive
data from the output register. When
OEisHIGH,theoutputdatabus(Qn)goes
into a high impedance state.
LOAD (
LD)
This is a dual purpose pin. During Master Reset, the state of the
LD input,
along with FSEL0 and FSEL1, determines one of eight default offset values for
the
PAEand PAFflags,alongwiththemethodbywhichtheseoffsetregisters
can be programmed, parallel or serial (see Table 2). After Master Reset,
LD
enables write operations to and read operations from the offset registers. Only
theoffsetloadingmethodcurrentlyselectedcanbeusedtowritetotheregisters.
Offset registers can be read only in parallel.
AfterMasterReset,the
LDpinisusedtoactivatetheprogrammingprocess
oftheflagoffsetvalues
PAEandPAF.PullingLDLOWwillbeginaserialloading
or parallel load or read of these offset values.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-26X-CU-F3 | CONVERTER MOD DC/DC 5.2V 200W |
| IDT72V36110L6PFG | IC FIFO SYNC 131KX36 6NS 128QFP |
| PT06E-14-18P | CONN PLUG 18 POS STRAIGHT W/PINS |
| ADM207EARZ-REEL | IC TXRX RS232 5DVR/3REC 24SOIC |
| VI-254-IU-F1 | CONVERTER MOD DC/DC 48V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V2113L7-5PF | 功能描述:IC FIFO SUPERSYNCII 7-5NS 80TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2113L7-5PF8 | 功能描述:IC FIFO SUPERSYNCII 7-5NS 80TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V2113L7-5PFGI | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SUPERSYNCII 6NS 80TQFP |
| IDT72V211L10J | 功能描述:IC FIFO SYNC 512X9 10NS 32-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT72V211L10J8 | 功能描述:IC FIFO SYNC 512X9 10NS 32-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
发布紧急采购，3分钟左右您将得到回复。