- 您现在的位置：买卖IC网 > PDF目录9951 > IDT72V281L20PF8 (IDT, Integrated Device Technology Inc)IC FIFO 32768X18 20NS 64QFP PDF资料下载
参数资料
| 型号： | IDT72V281L20PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 2/26页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 32768X18 20NS 64QFP |
| 标准包装： | 750 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 589K（32K x 18） |
| 数据速率： | 50MHz |
| 访问时间： | 20ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72V281L20PF8 |
10
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V281/72V291 3.3V CMOS SUPERSYNC FIFOTM
65,536 x 9 and 131,072 x 9
SERIAL PROGRAMMING MODE
If Serial Programming mode has been selected, as described above,
then programming of
PAE and PAF values can be achieved by using a
combination of the
LD, SEN, WCLK and SI input pins. Programming PAE
and
PAF proceeds as follows: when LD and SEN are set LOW, data on
the SI input are written, one bit for each WCLK rising edge, starting with the
Empty Offset LSB and ending with the Full Offset MSB. A total of 32 bits
for the IDT72V281 and 34 bits for the IDT72V291. See Figure 13, Serial
Loading of Programmable Flag Registers, for the timing diagram for this
mode.
Using the serial method, individual registers cannot be programmed
selectively.
PAE and PAF can show a valid status only after the complete
set of bits (for all offset registers) has been entered. The registers can be
reprogrammed as long as the complete set of new offset bits is entered.
When
LD is LOW and SEN is HIGH, no serial write to the registers can
occur.
Write operations to the FIFO are allowed before and during the serial
programming sequence. In this case, the programming of all offset bits
does not have to occur at once. A select number of bits can be written to
the SI input and then, by bringing
LD and SEN HIGH, data can be written
to FIFO memory via Dn by toggling
WEN. When WEN is brought HIGH
with
LD and SEN restored to a LOW, the next offset bit in sequence is
written to the registers via SI. If an interruption of serial programming is
desired, it is sufficient either to set
LD LOW and deactivate SEN or to set
SEN LOW and deactivate LD. Once LD and SEN are both restored to
a LOW level, serial offset programming continues.
From the time serial programming has begun, neither partial flag will be
valid until the full set of bits required to fill all the offset registers has been
written. Measuring from the rising WCLK edge that achieves the above
criteria;
PAF will be valid after two more rising WCLK edges plus tPAF,
PAE will be valid after the next two rising RCLK edges plus tPAE plus
tSKEW2.
It is not possible to read the flag offset values in a serial mode.
PARALLEL MODE
If Parallel Programming mode has been selected, as described above,
then programming of
PAE and PAF values can be achieved by using a
combination of the
LD, WCLK , WEN and Dn input pins. For the
IDT72V281, programming
PAE and PAF proceeds as follows: when LD
and
WEN are set LOW, data on the inputs Dn are written into the Empty
Offset LSB Register on the first LOW-to-HIGH transition of WCLK. Upon the
second LOW-to-HIGH transition of WCLK, data are written into the Empty
Offset MSB Register. Upon the third LOW-to-HIGH transition of WCLK,
data are written into the Full Offset LSB Register. Upon the fourth LOW-
to-HIGH transition of WCLK, data are written into the Full Offset MSB
Register. The fifth transition of WCLK writes, once again, to the Empty
Offset LSB Register. See Figure 14, Parallel Loading of Programmable
Flag Registers for the IDT72V281, for the timing diagram for this mode.
For the IDT72V291, programming
PAE and PAF proceeds as
follows: when
LD and WEN are set LOW, data on the inputs Dn are written
into the Empty Offset LSB Register on the first LOW-to-HIGH transition of
WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are
written into the Empty Offset Mid-Byte Register. Upon the third LOW-to-
HIGH transition of WCLK, data are written into the Empty Offset MSB
Register. Upon the fourth LOW-to-HIGH transition of WCLK, data are
written into the Full Offset LSB Register. Upon the fifth LOW-to-HIGH
transition of WCLK, data are written into the Full Offset Mid-Byte Register.
Upon the sixth LOW-to-HIGH transition of WCLK, data are written into the
Full Offset MSB Register. The seventh transition of WCLK writes, once
again, into the Empty Offset LSB Register. See Figure 15, Parallel Loading
of Programmable Flag Registers for the IDT72V291, for the timing diagram
for this mode.
The act of writing offsets in parallel employs a dedicated write offset
register pointer. The act of reading offsets employs a dedicated read offset
register pointer. The two pointers operate independently; however, a read
and a write should not be performed simultaneously to the offset registers.
A Master Reset initializes both pointers to the Empty Offset (LSB) register.
A Partial Reset has no effect on the position of these pointers.
Write operations to the FIFO are allowed before and during the parallel
programming sequence. In this case, the programming of all offset registers
does not have to occur at one time. One, two or more offset registers can
be written and then by bringing
LD HIGH, write operations can be
redirected to the FIFO memory. When
LD is set LOW again, and WEN is
LOW, the next offset register in sequence is written to. As an alternative to
holding
WEN LOW and toggling LD, parallel programming can also be
interrupted by setting
LD LOW and toggling WEN.
Note that the status of a partial flag (
PAE or PAF) output is invalid
during the programming process. From the time parallel programming has
begun, a partial flag output will not be valid until the appropriate offset word
has been written to the register(s) pertaining to that flag. Measuring from the
rising WCLK edge that achieves the above criteria;
PAF will be valid after
two more rising WCLK edges plus tPAF,
PAE will be valid after the next two
rising RCLK edges plus tPAE plus tSKEW2.
The act of reading the offset registers employs a dedicated read offset
register pointer. The contents of the offset registers can be read on the Q0-
Qn pins when
LD is set LOW and REN is set LOW. For the IDT72V281,
data are read via Qn from the Empty Offset LSB Register on the first LOW-
to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of
RCLK, data are read from the Empty Offset MSB Register. Upon the third
LOW-to-HIGH transition of RCLK, data are read from the Full Offset LSB
Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read
from the Full Offset MSB Register. The fifth transition of RCLK reads, once
again, from the Empty Offset LSB Register. See Figure 16, Parallel Read
of Programmable Flag Registers for the IDT72V281, for the timing diagram
for this mode.
For the IDT72V291, data is read via Qn from the Empty Offset LSB
Register on the first LOW-to-HIGH transition of RCLK. Upon the second
LOW-to-HIGH transition of RCLK, data are read from the Empty Offset Mid-
Byte Register. Upon the third LOW-to-HIGH transition of RCLK, data are
read from the Empty Offset MSB Register. Upon the fourth LOW-to-HIGH
transition of RCLK, data are read from the Full Offset LSB Register. Upon
the fifth LOW-to-HIGH transition of RCLK, data are read from the Full Offset
Mid-Byte Register. Upon the sixth LOW-to-HIGH transition of RCLK, data
are read from the Full Offset MSB Register. The seventh transition of RCLK
reads, once again, from the Empty Offset LSB Register. See Figure 17,
Parallel Read of Programmable Flag Registers for the IDT72V291, for the
timing diagram for this mode.
It is permissible to interrupt the offset register read sequence with reads
or writes to the FIFO. The interruption is accomplished by deasserting
REN, LD, or both together. When REN and LD are restored to a LOW
level, reading of the offset registers continues where it left off. It should be
noted, and care should be taken from the fact that when a parallel read of
the flag offsets is performed, the data word that was present on the output
lines Qn will be overwritten.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/26FD5SD | CONN PLUG 5POS STRAIGHT W/SCKT |
| MS3100E20-8P | CONN RCPT 6POS WALL MNT W/PINS |
| IDT72V281L15PF8 | IC FIFO 32768X18 15NS 64QFP |
| VE-B1F-MW-F2 | CONVERTER MOD DC/DC 72V 100W |
| ISL83080EIBZ-T | TXRX ESD RS-485/422 5V 14-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V281L20TF | 功能描述:IC FIFO 32768X18 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V281L20TF8 | 功能描述:IC FIFO 32768X18 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V283L10PF | 功能描述:IC FIFO 32768X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V283L10PF8 | 功能描述:IC FIFO 32768X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V283L10PFI | 功能描述:IC FIFO 32768X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:74ABT 功能:同步，双端口 存储容量:4.6K（64 x 36 x2） 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP（14x14） 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984 |
发布紧急采购，3分钟左右您将得到回复。