- 您现在的位置：买卖IC网 > PDF目录4580 > IDT72V51443L7-5BBI (IDT, Integrated Device Technology Inc)IC FLOW CTRL MULTI QUEUE 256-BGA PDF资料下载
参数资料
| 型号： | IDT72V51443L7-5BBI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 3/50页 |
| 文件大小： | 0K |
| 描述： | IC FLOW CTRL MULTI QUEUE 256-BGA |
| 标准包装： | 1 |
| 类型： | 多队列流量控制 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-BBGA |
| 供应商设备封装： | 256-BGA（17x17） |
| 包装： | 托盘 |
| 其它名称： | 72V51443L7-5BBI |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
11
IDT72V51433/72V51443/72V51453 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
PIN DESCRIPTIONS (CONTINUED)
NOTES:
1. Inputs should not change after Master Reset.
2. These pins are for the JTAG port. Please refer to pages 45-49 and Figures 29-31.
Symbol
Name
I/O TYPE
Description
TDO(2)
JTAG Test Data
LVTTL
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan
Output
OUTPUT
operation,testdataseriallyloadedoutputviatheTDOonthefallingedgeofTCKfromeithertheInstruction
Register, ID Register and Bypass Register. This output is high impedance except when shifting, while in
SHIFT-DR and SHIFT-IR controller states.
TMS(2)
JTAG Mode Select
LVTTL
TMS is a serial input pin. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the
INPUT
device through its TAP controller states. An internal pull-up resistor forces TMS HIGH if left unconnected.
TRST(2)
JTAG Reset
LVTTL
TRSTisanasynchronousresetpinfortheJTAGcontroller.TheJTAGTAPcontrollerdoesnotautomatically
INPUT
resetuponpower-up,thusitmustberesetbyeitherthissignalorbysettingTMS=HIGHforfiveTCKcycles.
If the TAP controller is not properly reset then the outputs will always be in high-impedance. If the JTAG
function is used but the user does not want to use
TRST, then TRST can be tied with MRS to ensure
proper queue operation. If the JTAG function is not used then this signal needs to be tied to GND. An
internal pull-up resistor forces
TRST HIGH if left unconnected.
WADEN
Write Address Enable
LVTTL
The WADEN input is used in conjunction with WCLK and the WRADD address bus to select a queue to
INPUT
be written in to. A queue addressed via the WRADD bus is selected on the rising edge of WCLK provided
thatWADENisHIGH.WADENshouldbeasserted(HIGH)onlyduringaqueuechangecycle(s).WADEN
shouldnotbepermanentlytiedHIGH.WADENcannotbeHIGHforthesameWCLKcycleasFSTR.Note,
that a write queue selection cannot be made, (WADEN must NOT go active) until programming of the part
has been completed and
SENO has gone LOW.
WCLK
WriteClock
LVTTL
When enabled by
WEN, the rising edge of WCLK writes data into the selected queue via the input bus,
INPUT
Din. The queue to be written to is selected via the WRADD address bus and a rising edge of WCLK while
WADEN is HIGH. A rising edge of WCLK in conjunction with FSTR and WRADD will also select the flag
sector to be placed on the
PAFn bus during direct flag operation. During polled flag operation the PAFn
bus is cycled with respect to WCLK and the FSYNC signal is synchronized to WCLK. The
PAFn,PAFand
FF outputsareallsynchronizedtoWCLK.DuringdeviceexpansiontheFXOandFXIsignalsarebased
on WCLK. The WCLK must be continuous and free-running.
WEN
WriteEnable
LVTTL
The
WENinputenableswriteoperationstoaselectedqueuebasedonarisingedgeofWCLK.Aqueue
INPUT
to be written to can be selected via WCLK, WADEN and the WRADD address bus regardless of the state
of
WEN. Data present on Din can be written to a newly selected queue on the second WCLK cycle after
queue selection provided that
WENisLOW.AwriteenableisnotrequiredtocyclethePAFnbus(inpolled
mode) or to select the
PAFn sector , (in direct mode).
WRADD
Write Address Bus
LVTTL
For the 16Q device the WRADD bus is 7 bits. The WRADD bus is a dual purpose address bus. The first
[6:0]
INPUT
functionofWRADDistoselectaqueuetobewrittento.Theleastsignificant4bitsofthebus,WRADD[3:0]
are used to address 1 of 16 possible queues within a multi-queue device. The most significant 3 bits,
WRADD[6:4] are used to select 1 of 8 possible multi-queue devices that may be connected in expansion
mode. These 3 MSb’s will address a device with the matching ID code. The address present on the
WRADD bus will be selected on a rising edge of WCLK provided that WADEN is HIGH, (note, that data
present on the Din bus can be written into the previously selected queue on this WCLK edge and on the
next rising WCLK also, providing that
WEN is LOW). Two WCLK rising edges after write queue select,
data can be written into the newly selected queue.
The second function of the WRADD bus is to select the sector of queues to be loaded on to the
PAFn
bus during strobed flag mode. The least significant bit, WRADD[0] is used to select the sector of a device
tobeplacedonthe
PAFnbus.Themostsignificant3bits,WRADD[6:4]areagainusedtoselect1of8possible
multi-queuedevicesthatmaybeconnectedinexpansionmode.AddressbitsWRADD[3:1]aredon’tcare
duringsectorselection.ThesectoraddresspresentontheWRADDbuswillbeselectedontherisingedge
of WCLK provided that FSTR is HIGH, (note, that data can be written into the previously selected queue
on this WCLK edge). Please refer to Table 1 for details on the WRADD bus.
VCC
+3.3V Supply
Power
These are VCC power supply pins and must all be connected to a +3.3V supply rail.
GND
Ground Pin
Ground
These are Ground pins and must all be connected to the GND supply rail.
相关PDF资料 |
PDF描述 |
|---|---|
| LFXP10E-4FN256I | IC FPGA 9.7KLUTS 256FPBGA |
| LFXP10E-5FN256C | IC FPGA 9.7KLUTS 188I/O 256-BGA |
| LFXP10C-5FN256C | IC FPGA 9.7KLUTS 188I/O 256-BGA |
| GCB75DHBN | CONN EDGECARD 150PS R/A .050 SLD |
| GCB75DHBD | CONN EDGECARD 150PS R/A .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V51446L6BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72V51446L6BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72V51446L7-5BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72V51446L7-5BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72V51446L7-5BBI | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。