- 您现在的位置：买卖IC网 > PDF目录9186 > IDT72V71623DA (IDT, Integrated Device Technology Inc)IC DGTL SW 2048X2048 144-TQFP PDF资料下载
参数资料
| 型号： | IDT72V71623DA |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 25/28页 |
| 文件大小： | 0K |
| 描述： | IC DGTL SW 2048X2048 144-TQFP |
| 标准包装： | 30 |
| 系列： | 72V |
| 类型： | 多路复用器 |
| 电路： | 1 x 1:16 |
| 独立电路： | 1 |
| 电压电源： | 单电源 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
| 包装： | 托盘 |
| 其它名称： | 72V71623DA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页
6
COMMERCIAL TEMPERATURE RANGE
IDT72V71623 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
evaluationstarts.Twoframeslater,thecompleteframeevaluation(CFE)bitof
theframealignmentregister(FAR)changesfromlowtohightosignalthatavalid
offsetmeasurementisreadytobereadfrombits0to11oftheFARregister.The
SFE bit must be set to zero before a new measurement cycle is started.
InST-BUSmode,thefallingedgeoftheframemeasurementsignal(FE)
isevaluatedagainstthefallingedgeoftheST-BUSframepulse.InGCImode,
therisingedgeofFEisevaluatedagainsttherisingedgeoftheGCIframepulse.
See Table 6 and Figure 5 for the description of the frame alignment register.
MEMORY BLOCK PROGRAMMING
TheIDT72V71623providesuserswiththecapabilityofinitializingtheentire
ConnectionMemoryblockintwoframes.Tosetbits15to13ofeveryConnection
Memory location, first program the desired pattern in bits 9 to 7 of the Control
Register.
Setting the memory block program (MBP) bit of the control register high
enablestheblockprogrammingmode.Whentheblockprogrammingenable
(BPE)bitoftheControlRegisterissettohigh,theblockprogrammingdatawill
beloadedintothebits15to13ofeveryConnectionMemorylocation.Theother
ConnectionMemorybits(bit12tobit0)areloadedwithzeros.Whenthememory
blockprogrammingiscomplete,thedeviceresetstheBPEbittozero.
LOOPBACKCONTROL
Theloopbackcontrol(LPBK)bitofeachConnectionMemorylocationallows
theTXoutputdatatobeloopedbackedinternallytotheRXinputfordiagnostic
purposes.
If the LPBK bit is high, the associated TX output channel data is internally
looped back to the RX input channel (i.e., data from TXn channel m routes to
the RXn channel m internally); if the LPBK bit is low, the loopback feature is
disabled. For proper per-channel loopback operation, the contents of frame
delayoffsetregistersmustbesettozeroandthedevicemustbeinregularswitch
mode (DR3-0 = 0x0, 0x1 or 0x2).
DELAY THROUGH THE IDT72V71623
Theswitchingofinformationfromtheinputserialstreamstotheoutputserial
streams results in a throughput delay. The device can be programmed to
performtime-slotinterchangefunctionswithdifferentthroughputdelaycapabili-
tiesonaper-channelbasis.Forvoiceapplications,Variablethroughputdelay
isbestasitensuresminimumdelaybetweeninputandoutputdata.Inwideband
dataapplications,Constantthroughputdelayisbestastheframeintegrityofthe
informationismaintainedthroughtheswitch.
The delay through the device varies according to the type of throughput
delay selected in the MOD1 and MOD0 bits of the Connection Memory.
VARIABLE DELAY MODE (MOD1-0 = 0x0)
Inthismode,thedelayisdependentonlyonthecombinationofsourceand
destination serial stream speed. Although the minimum delay achievable is
dependent on the input and output serial stream speed, if data is switched
out+3channelsoftheslowestdatarate,thedatawillbeswitchedoutinthesame
frameexceptiftheinputandoutputdataratesareboth16Mb/s(DR3-0=0x3).
(See Figure 2 for example).
Forexample,giventheinputdatarateis2Mb/sandtheoutputdatarateis
8Mb/s,inputchannelCH0 canbeswitchoutbyoutputchannelCH12. Inthe
aboveexampletheinputstreamsareslowerthantheoutputstreams. Also,for
every2Mb/stimeslottherearefour8Mb/stimeslots,thusathree2Mb/schannel
delayequatesto12outputchanneltimeslots.SeeFigure2forthisexampleand
otherexamplesofminimumdelaytoguaranteetransmissioninthesameframe.
CONSTANT DELAY MODE (MOD1-0 = 0x1)
Inthismode,frameintegrityismaintainedinallswitchingconfigurationsby
makinguseofamultipleDataMemorybuffer.Inputchanneldataiswritteninto
the Data Memory buffers during frame n will be read out during frame n+2.
Figure 1 shows examples of Constant Delay mode.
MICROPROCESSORINTERFACE
TheIDT72V71623’smicroprocessorinterfacelookslikeastandardRAM
interfacetoimproveintegrationintoasystem.Witha14-bitaddressbusanda
16-bitdatabus,readandwritesaremappeddirectlyintoDataandConnection
memoriesandrequireonlyoneMasterClockcycletoaccess.Byallowingthe
internal memories to be randomly accessed in one cycle, the controlling
microprocessor has more time to manage other peripheral devices and can
moreeasilyandquicklygatherinformationandsetuptheswitchpaths.
Table2showsthemappingoftheaddressesintointernalmemoryblocks,
Table 3 shows the Control Register information and Figure 11 and Figure 12
showsasynchronousandsynchronousmicroprocessoraccesses.
MEMORYMAPPING
The address bus on the microprocessor interface selects the internal
registersandmemoriesoftheIDT72V71623.Thetwomostsignificantbitsofthe
addressselectbetweentheregisters,DataMemory,andConnectionMemory.
IfA13andA12areHIGH,A11-A0areusedtoaddresstheDataMemory(Read
Only)wheredataoutputisreadfromthe8leastsignificantbitsonthedatabus.
If A13 is HIGH and A12 is LOW, A11-A0 are used to address Connection
Memory(Read/Write).IfA13isLOWandA12isHIGHA11-A9areusedtoselect
theControlRegister,FrameAlignmentRegister,andFrameOffsetRegisters.
See Table 2 for mappings..
CONTROL REGISTER
AsexplainedintheSerialDataInterfaceTimingandSwitchingConfigura-
tions sections, after system power-up, the Control Register should be pro-
grammedimmediatelytoestablishthedesiredswitchingconfiguration.
ThedataintheControlRegisterconsistsoftheMemoryBlockProgramming
bit(MBP),theBlockProgrammingData(BPD)bits,theBeginBlockProgram-
mingEnable(BPE),theOutputStandBy(OSB),StartFrameEvaluation(SFE),
and Data Rate Select bits (DR 3-0). As explained in the Memory Block
Programmingsection,theBPEbeginstheprogrammingiftheMBPbitisenabled.
This allows the entire Connection Memory block to be programmed with the
BlockProgrammingDatabits.
CONNECTION MEMORY CONTROL
If the ODE pin or the OSB bit is high, the MOD1-0 bits of each Connection
Memory location controls the output drivers. See Table 1 for detail. The
Processor Channel (PC) mode is entered by a 1-0 of the MOD1-0 of the
ConnectionMemory.InProcessorChannelMode,thisallowsthemicroproces-
sor to access TX output channels. Once the MOD1-0 bits are set the lower 8
bits of the Connection Memory will be output on the TX serial streams. Also
controlledintheConnectionMemoryistheVariableDelaymodeorConstant
Delay mode. Each Connection Memory location allows the per-channel
selection between Variable and Constant throughput Delay modes and
Processormode.
相关PDF资料 |
PDF描述 |
|---|---|
| MS3450W28-9PX | CONN RCPT 12POS WALL MNT W/PINS |
| MS3450W28-9PW | CONN RCPT 12POS WALL MNT W/PINS |
| MAX5429EUA+T | IC POT DGTL 1TIME PROGR 8-UMAX |
| IDT72V71623BCG8 | IC DGTL SW 2048X2048 144-BGA |
| V28A6V5H200B | CONVERTER MOD DC/DC 6.5V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V71623DAG | 功能描述:IC DGTL SW 2048X2048 144-TQFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:72V 标准包装:48 系列:74VHC 类型:多路复用器 电路:4 x 2:1 独立电路:1 输出电流高，低:8mA，8mA 电压电源:单电源 电源电压:2 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:管件 |
| IDT72V71643BC | 功能描述:IC DGTL SW 4096X4096 144-BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:72V 标准包装:48 系列:74VHC 类型:多路复用器 电路:4 x 2:1 独立电路:1 输出电流高，低:8mA，8mA 电压电源:单电源 电源电压:2 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:管件 |
| IDT72V71643BC8 | 功能描述:IC DGTL SW 4096X4096 144-BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:72V 标准包装:48 系列:74VHC 类型:多路复用器 电路:4 x 2:1 独立电路:1 输出电流高，低:8mA，8mA 电压电源:单电源 电源电压:2 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:管件 |
| IDT72V71643BCG | 功能描述:IC DGTL SW 4096X4096 144-BGA RoHS:是 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:72V 标准包装:48 系列:74VHC 类型:多路复用器 电路:4 x 2:1 独立电路:1 输出电流高，低:8mA，8mA 电压电源:单电源 电源电压:2 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:管件 |
| IDT72V71643BCG8 | 功能描述:IC DGTL SW 4096X4096 144-BGA RoHS:是 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:72V 标准包装:48 系列:74VHC 类型:多路复用器 电路:4 x 2:1 独立电路:1 输出电流高，低:8mA，8mA 电压电源:单电源 电源电压:2 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。