参数资料
型号: IDT72V811L20PF
厂商: IDT, Integrated Device Technology Inc
文件页数: 4/16页
文件大小: 0K
描述: IC FIFO SYNC 512X9 20NS 64QFP
标准包装: 90
系列: 72V
功能: 异步
存储容量: 4.6K(512 x 9)
数据速率: 50MHz
访问时间: 20ns
电源电压: 3 V ~ 3.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(14x14)
包装: 托盘
其它名称: 72V811L20PF
12
IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OCTOBER 22, 2008
NOTES:
1. m =
PAF offset.
2. (256-m) words for the IDT72V801, (512-m) words the IDT72V811, (1,024-m) words for the IDT72V821, (2,048-m) words for the IDT72V831, (4,096-m) words for the IDT72V841,
or (8,192-m) words for the IDT72V851.
3. tSKEW2 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for
PAFA (PAFB) to change during that clock cycle. If the time between
the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tSKEW2, then
PAFA (PAFB) may not change state until the next WCLKA (WCLKB)
rising edge.
4. If a write is performed on this rising edge of the Write Clock, there will be Full - (m-1) words in FIFO A (B) when
PAFA (PAFB) goes LOW.
Figure 10. Programmable Full Flag Timing
Figure 11. Programmable Empty Flag Timing
NOTES:
1. n =
PAE offset.
2. tSKEW2 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for
PAEA (PAEB) to change during that clock cycle. If the time between
the rising edge of WCLKA (WCLKB) and the rising edge of RCLKA (RCLKB) is less than tSKEW2, then
PAEA (PAEB) may not change state until the next RCLKA (RCLKB)
rising edge.
3. If a read is performed on this rising edge of the Read Clock, there will be Empty + (n-1) words in FIFO A (B) when
PAEA (PAEB) goes LOW.
tENS
tENH
tENS
tENH
tENS
tENH
WCLKA
(WCLKB)
WENA1
(WENB1
WENA2
(WENB2)
(If Applicable)
PAFA
(PAFB)
RCLKA
(RCLKB)
RENA1, RENA2
(RENB1, RENB2)
(4)
tPAF
(1)
Full - (m+1) words in FIFO
Full - m words in FIFO
(2)
tCLKH
tCLKL
tSKEW2
(3)
tPAF
4093 drw 12
WCLKA
(WCLKB)
WENA1
(WENB1)
WENA2
(WENB2)
(If Applicable)
PAEA,
PAEB
RCLKA
(RCLKB)
RENA1, RENA2
(RENB1, RENB2)
tENS
tENH
tENS
tENH
tSKEW2(2)
tENS
tENH
tPAE
(3)
(1)
n words in FIFO
n+1 words in FIFO
tCLKH
tCLKL
4093 drw 13
相关PDF资料
PDF描述
LTC1348ISW#TR IC TXRX RS232 3.3-5V LPWR 28SOIC
VI-BVY-MX CONVERTER MOD DC/DC 3.3V 49.5W
VI-BNV-IV-F4 CONVERTER MOD DC/DC 5.8V 150W
VI-BVX-MY CONVERTER MOD DC/DC 5.2V 50W
ADM5170JP IC TXRX RS232/423 OCTAL 28PLCC
相关代理商/技术参数
参数描述
IDT72V811L20PF8 功能描述:IC FIFO SYNC 512X9 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K(1K x 18) 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(10x10) 包装:托盘 其它名称:72225LB10TF
IDT72V811L20TF 功能描述:IC FIFO SYNC 512X9 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V811L20TF8 功能描述:IC FIFO SYNC 512X9 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K(1K x 18) 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(10x10) 包装:托盘 其它名称:72225LB10TF
IDT72V815L10PF 功能描述:IC FIFO SYNC 512X18 10NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V815L10PF8 功能描述:IC FIFO SYNC 512X18 10NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF