- 您现在的位置：买卖IC网 > PDF目录131796 > IDT74LVC169APG (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16 PDF资料下载
参数资料
| 型号： | IDT74LVC169APG |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 计数器 |
| 英文描述： | LVC/LCX/Z SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16 |
| 封装： | TSSOP-16 |
| 文件页数： | 7/8页 |
| 文件大小： | 103K |
| 代理商： | IDT74LVC169APG |
7
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT74LVC169A
3.3V CMOS PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN
Open
V LOAD
GN D
VCC
Pulse
Generator
D.U.T.
500
C L
R T
VIN
VOUT
(1, 2)
LVC Q U AD Link
IN PU T
VIH
0V
VOH
V OL
tPLH1
tSK (x)
OU TPU T 1
OU TPU T 2
tPHL1
tSK (x)
tPLH2
tPHL2
VT
V OH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
LV C Q U A D Link
DA TA
IN PU T
0V
tREM
TIM IN G
IN P U T
AS YN C H RO N O U S
CO NTR OL
S YNC HRO N O U S
CO NTR OL
tSU
tH
tSU
tH
V IH
VT
V IH
VT
V IH
VT
V IH
VT
LO W -H IGH -LOW
PU LS E
H IGH -LOW -H IGH
PU LSE
VT
tW
SAM E P H AS E
IN PU T TR AN SITIO N
O PPO SITE P H AS E
IN PU T TR AN SITIO N
0V
VOH
VOL
tPLH
tPHL
tPLH
OU TPU T
VT
VIH
VT
VIH
VT
CO N TRO L
IN PU T
tPLZ
0V
OU TPU T
NO RM A LLY
LOW
tPZH
0V
SW IT CH
CLO SED
OU TPU T
NO RM ALLY
HIGH
EN A BLE
D ISA BLE
SW ITC H
OP EN
tPHZ
0V
VLZ
V OH
VT
tPZL
VLOAD/2
VIH
VT
VOL
V HZ
LV C Q U A D Link
LVC Q U AD Link
LV C Q U A D L in k
LV C Q U A D Link
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
PROPAGATION DELAY
TEST CIRCUITS FOR ALL OUTPUTS
ENABLE AND DISABLE TIMES
SET-UP, HOLD, AND RELEASE TIMES
OUTPUT SKEW - tsk (x)
PULSE WIDTH
Symbol
VCC(1)= 2.5V ±0.2V
VCC(2)= 3.3V ±0.3V & 2.7V
Unit
VLOAD
2 x Vcc
6
V
VIH
Vcc
2.7
V
VT
VCC / 2
1.5
V
VLZ
150
300
mV
VHZ
150
300
mV
CL
30
50
pF
LVC QUAD Link
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
DEFINITIONS:
CL=
Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.
2. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
SWITCH POSITION
Test
Switch
Open Drain
Disable Low
Enable Low
VLOAD
Disable High
Enable High
GND
All Other tests
Open
LVC QUAD Link
相关PDF资料 |
PDF描述 |
|---|---|
| IDT74LVC137AQ8 | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| IDT74LVC137ADC8 | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| IDT74LVC137AQ | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| IDT74LVC137APG | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| ICS673-01MLF | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT74LVC169AXTPG | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC2244APY | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC2245APG | 制造商:IDT (INTEGR DEVICES TECH) 功能描述: |
| IDT74LVC241AESO | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC244APGG | 功能描述:IC BUFF/DVR TRI-ST DUAL 20TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 缓冲器，驱动器，接收器，收发器 系列:74LVC 标准包装:1,000 系列:74ABT 逻辑类型:寄存收发器，非反相 元件数:1 每个元件的位元数:8 输出电流高，低:32mA，64mA 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。