参数资料
型号: IDT74LVC623AQ8
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 总线收发器
英文描述: LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20
封装: QSOP-20
文件页数: 5/6页
文件大小: 70K
代理商: IDT74LVC623AQ8
INDUSTRIALTEMPERATURERANGE
IDT74LVC623A
3.3VCMOSOCTALTRANSCEIVERWITHDUALENABLE
5
Open
VLOAD
GND
VCC
Pulse
Generator
D.U.T.
500
500
CL
RT
VIN
VOUT
(1, 2)
LVC Link
INPUT
VIH
0V
VOH
VOL
tPLH1
tSK (x)
OUTPUT 1
OUTPUT 2
tPHL1
tSK (x)
tPLH2
tPHL2
VT
VOH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
LVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
VOH
VOL
tPLH
tPHL
tPLH
OUTPUT
VIH
VT
VIH
VT
LVC Link
DATA
INPUT
0V
tREM
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
tSU
tH
tSU
tH
VIH
VT
VIH
VT
VIH
VT
VIH
VT
LVC Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
VT
tW
VT
LVC Link
CONTROL
INPUT
tPLZ
0V
OUTPUT
NORMALLY
LOW
tPZH
0V
SWITCH
VLOAD
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
GND
tPHZ
0V
VOL+VLZ
VOH
VT
tPZL
VLOAD/2
VIH
VT
VOL
VOH-VHZ
LVC Link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.
Output Skew - tSK(X)
Pulse Width
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol VCC(1)=3.3V±0.3V VCC(1)=2.7V
VCC(2)=2.5V±0.2V
Unit
VLOAD
6
2 x Vcc
V
VIH
2.7
Vcc
V
VT
1.5
Vcc / 2
V
VLZ
300
150
mV
VHZ
300
150
mV
CL
50
30
pF
TEST CONDITIONS
SWITCH POSITION
Test
Switch
Open Drain
Disable Low
VLOAD
Enable Low
Disable High
GND
Enable High
All Other Tests
Open
相关PDF资料
PDF描述
IDT74LVC652ASO8 LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
IDT74LVC74AP LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
IDT74LVC74APG LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
IDT74LVC841APY8 LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24
IDT74LVC843AQ LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24
相关代理商/技术参数
参数描述
IDT74LVC827APY 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC827ASO 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC861AEPG 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC863AESO 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVCC3245APGG 功能描述:IC BUS TRANSCVR 3-ST 8B 24TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 变换器 系列:74LVCC 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- 逻辑功能:变换器,双向 位数:2 输入类型:CMOS 输出类型:CMOS 数据速率:16Mbps 通道数:2 输出/通道数目:1 差分 - 输入:输出:无/无 传输延迟(最大):15ns 电源电压:1.65 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:10-UFQFN 供应商设备封装:10-UTQFN(1.4x1.8) 包装:管件