- 您现在的位置：买卖IC网 > PDF目录67122 > IDT74SSTVN16859NL8 (INTEGRATED DEVICE TECHNOLOGY INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 PDF资料下载
参数资料
| 型号： | IDT74SSTVN16859NL8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 锁存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
| 封装： | PLASTIC, VFQFN-56 |
| 文件页数： | 1/7页 |
| 文件大小： | 75K |
| 代理商： | IDT74SSTVN16859NL8 |
1
COMMERCIALTEMPERATURERANGE
IDT74SSTVN16859
13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O
JANUARY 2004
2004 Integrated Device Technology, Inc.
DSC-6836/14
c
IDT74SSTVN16859
COMMERCIAL TEMPERATURE RANGE
FUNCTIONAL BLOCK DIAGRAM
13-BIT TO 26-BIT REGISTERED
BUFFER WITH SSTL I/O
DESCRIPTION:
The SSTVN16859 is a 13-bit to 26-bit registered buffer designed for
2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and
supports low standby operation. All data inputs and outputs are SSTL_2
level compatible with JEDEC standard for SSTL_2.
RESET is an LVCMOS input since it must operate predictably during the
power-up phase. RESET, which can be operated independent of CLK and
CLK, must be held in the low state during power-up in order to ensure
predictable outputs (low state) before a stable clock has been applied.
RESET, when in the low state, will disable all input receivers, reset all
registers,andforcealloutputstoalowstate,beforeastableclockhasbeen
applied. Withinputsheldlowandastableclockapplied,outputswillremain
low during the Low-to-High transition of RESET.
APPLICATIONS:
Ideally suited for stacked DIMM DDR registered applications
Along with CSPT857C/D, Zero Delay PLL Clock buffer, provides
complete solution for DDR1 DIMMs
FEATURES:
1:2 registered output buffer
2.3V to 2.7V operation for PC1600, PC2100, and PC2700
2.5V to 2.7V operation for PC3200
Single bit propagation delay, TSSOP : 2.2ns, VFQFPN : 1.8ns
SSTL_2 Class I style data inputs/outputs
Differential CLK input
RESET control compatible with LVCMOS levels
Latch-up performance exceeds 100mA
ESD >2000V per MIL-STD-883, Method 3015; >200V using
machine model (C = 200pF, R = 0)
Available in 56 pin VFQFPN and 64 pin TSSOP packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
51
48
49
45
35
R
1D
C1
16
Q1A
RESET
CLK
VREF
D1
TO 12 OTHER CHANNELS
32
Q1B
相关PDF资料 |
PDF描述 |
|---|---|
| IDTCSP2510CPGG8 | 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDTCSP5810PY | LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDTCSP5993-2Q | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDTQS29FCT2052BTSO8 | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| IDTQS316212PV8 | 316212 SERIES, DUAL 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT74SSTVN16859NLG | 功能描述:IC BUFFER 13-26BIT SSTL 56VFQFPN RoHS:是 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:- 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
| IDT74SSTVN16859NLG8 | 功能描述:IC BUFFER 13-26BIT SSTL 56VFQFPN RoHS:是 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:- 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
| IDT74SSTVN16859PAG | 功能描述:IC BUFFER 13-26BIT SSTL 64-TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:- 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
| IDT74SSTVN16859PAG8 | 功能描述:IC BUFFER 13-26BIT SSTL 64-TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:- 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
| IDT75H652BS500BT | 制造商:INT_DEV_TECH 功能描述: |
发布紧急采购，3分钟左右您将得到回复。