- 您现在的位置：买卖IC网 > PDF目录9975 > IDT82P2282PF8 (IDT, Integrated Device Technology Inc)TXRX T1/J1/E1 2CHAN 100-TQFP PDF资料下载
参数资料
| 型号： | IDT82P2282PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/381页 |
| 文件大小： | 0K |
| 描述： | TXRX T1/J1/E1 2CHAN 100-TQFP |
| 标准包装： | 1,000 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 2/2 |
| 规程： | T1/E1/J1 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x20） |
| 包装： | 带卷 (TR) |
| 其它名称： | 82P2282PF8 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页第265页第266页第267页第268页第269页第270页第271页第272页第273页第274页第275页第276页第277页第278页第279页第280页第281页第282页第283页第284页第285页第286页第287页第288页第289页第290页第291页第292页第293页第294页第295页第296页第297页第298页第299页第300页第301页第302页第303页第304页第305页第306页第307页第308页第309页第310页第311页第312页第313页第314页第315页第316页第317页第318页第319页第320页第321页第322页第323页第324页第325页第326页第327页第328页第329页第330页第331页第332页第333页第334页第335页第336页第337页第338页第339页第340页第341页第342页第343页第344页第345页第346页第347页第348页第349页第350页第351页第352页第353页第354页第355页第356页第357页第358页第359页第360页第361页第362页第363页第364页第365页第366页第367页第368页第369页第370页第371页第372页第373页第374页第375页第376页第377页第378页第379页第380页第381页
IDT82P2282
DUAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
104
August 20, 2009
3.27.2
LOOPBACK
System Loopback, Payload Loopback, Local Digital Loopback 1 &
2, Remote Loopback and Analog Loopback are all supported in the
IDT82P2282. Their routes are shown in the Functional Block Diagram.
3.27.2.1
System Loopback
The System Loopback can only be implemented when the Receive
System Interface and the Transmit System Interface are in different
Non-multiplexed operating modes (one in Clock Master mode and the
other in Clock Slave mode). However, in T1/J1 mode, when either the
receive path or the transmit path is in T1/J1 mode E1 rate, the System
Loopback is not supported.
Distinguished by the loopback direction, the System Loopback can
be divided into System Remote Loopback and System Local Loopback.
When the data and signaling bits from the transmit path are looped to
the receive path, it is System Remote Loopback. When the data and sig-
naling bits from the receive path are looped to the transmit path, it is
System Local Loopback.
3.27.2.1.1
System Remote Loopback
Enabled by the SRLP bit, the System Remote Loopback is imple-
mented. The data and signaling bits to be transmitted on the TSDn and
TSIGn pins are internally looped to the RSDn and RSIGn pins. When
the receive path is in Receive Clock Master mode and the transmit path
is in Transmit Clock Slave mode, the clock signal and the framing pulse
from the system side on the TSCKn and TSFSn pins are looped to the
RSCKn and RSFSn pins respectively. When the transmit path is in
Transmit Clock Master mode and the receive path is in Receive Clock
Slave mode, the clock signal and the framing pulse from the system side
on the RSCKn and RSFSn pins are looped to the TSCKn and TSFSn
pins respectively.
In System Remote Loopback mode, the data stream to be transmit-
ted is still output to the line side, while the data stream received from the
line side is replaced by the System Remote Loopback data.
3.27.2.1.2
System Local Loopback
Enabled by the SLLP bit, the System Local Loopback is imple-
mented. The received data and signaling bits to be output on the RSDn
and RSIGn pins are internally looped to the TSDn and TSIGn pins.
When the receive path is in Receive Clock Master mode and the trans-
mit path is in Transmit Clock Slave mode, the recovered clock signal and
framing pulse on the RSCKn and RSFSn pins are looped to the TSCKn
and TSFSn pins respectively. When the transmit path is in Transmit
Clock Master mode and the receive path is in Receive Clock Slave
mode, the TSCKn and TSFSn pins are looped to the RSCKn and
RSFSn pins respectively.
In System Local Loopback mode, the data stream received from
the line side is still output to the system through the RSDn and RSIGn
pins, while the data stream to be transmitted through the TSDn and
TSIGn pins are replaced by the System Local Loopback data.
3.27.2.2
Payload Loopback
By programming the GSUBST[2:0] bits or the SUBST[2:0] bits, the
Payload Loopback can be implemented. The received data output from
the Elastic Store Buffer is internally looped to the Transmit Payload Con-
trol.
In Payload Loopback mode, the received data is still output to the
system side, while the data to be transmitted from the system side is
replaced by the Payload Loopback data.
3.27.2.3
Local Digital Loopback 1
Enabled by the DLLP bit, the Local Digital Loopback 1 is imple-
mented. The data stream output from the Transmit Buffer is internally
looped to the Frame Processor.
In Local Digital Loopback 1 mode, the data stream to be transmit-
ted is still output to the line side, while the data stream received from the
line side is replaced by the Local Digital Loopback 1 data.
3.27.2.4
Remote Loopback
Enabled by the RLP bit, the Remote Loopback is implemented. The
data stream output from the optional Receive Jitter Attenuator is inter-
nally looped to the optional Transmit Jitter Attenuator.
In Remote Loopback mode, the data stream received from the line
side is still output to the system, while the data stream to be transmitted
is replaced by the Remote Loopback data.
3.27.2.5
Local Digital Loopback 2
Enabled by the DLP bit, the Local Digital Loopback 2 is imple-
mented. The data stream output from the optional Transmit Jitter Attenu-
ator is internally looped to the Optional Receive Jitter Attenuator.
In Local Digital Loopback 2 mode, the data stream to be transmit-
ted is still output to the line side, while the data stream received from the
line side is replaced by the Local Digital Loopback 2 data.
3.27.2.6
Analog Loopback
Enabled by the ALP bit, the Analog Loopback is implemented. The
data stream to be transmitted on the TTIPn/TRINGn pins is internally
looped to the RTIPn/RRINGn pins.
In Analog Loopback mode, the data stream to be transmitted is still
output to the line side, while the data stream received from the line side
is replaced by the Analog Loopback data.
If analog loopback is enabled, line driver should be set to normal
(T_HZ=0 & THZ pin is tied to ground).
3.27.3
G.772 NON-INTRUSIVE MONITORING
When the G.772 Non-Intrusive Monitoring is implemented, only the
Link 2 is in normal operation and the Link 1 is configured to monitor the
receive path or transmit path of Link 2.
Whether the G.772 Non-Intrusive Monitoring is implemented and
which direction (receive/transmit) and link is monitored are both deter-
mined by the MON[3] and MON[0] bits.
The G.772 Non-Intrusive Monitoring meets the ITU-T G.772. It is
shown in Figure 36. The data stream of Link 1 is received from Link 2,
then processed as normal. The operation of the monitored link is not
effected.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V841L10TFG | IC FIFO SYNC 2048X18 10NS 64QFP |
| MS27473T12A98PA | CONN PLUG 10POS STRAIGHT W/PINS |
| IDT72V841L10TF | IC FIFO SYNC 2048X18 10NS 64QFP |
| HI1-574AKD-5 | IC ADC 12BIT 40KSPS 1CH 28-SBDIP |
| VE-21N-MX-F4 | CONVERTER MOD DC/DC 18.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82P2282PFBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Dual T1/E1/J1 Long Haul / Short Haul Transceiver |
| IDT82P2282PFG | 功能描述:IC TXRX T1/J1/E1 2CH 100TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:2,500 系列:- 类型:驱动器 驱动器/接收器数:4/0 规程:RS422 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:带卷 (TR) |
| IDT82P2282PFG8 | 功能描述:TXRX T1/J1/E1 2CHAN 100-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82P2282PFGBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Dual T1/E1/J1 Long Haul / Short Haul Transceiver |
| IDT82P2282PK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Dual T1/E1/J1 Long Haul / Short Haul Transceiver |
发布紧急采购，3分钟左右您将得到回复。