参数资料
型号: IDT82V2608BB
厂商: IDT, Integrated Device Technology Inc
文件页数: 4/98页
文件大小: 0K
描述: IC INVERSE MUX 8CH ATM 208-BGA
标准包装: 1
应用: 无线
接口: Utopia
电源电压: 2.97 V ~ 3.63 V
封装/外壳: 208-BGA
供应商设备封装: 208-PBGA(17x17)
包装: 托盘
安装类型: 表面贴装
其它名称: 82V2608BB
PIN DESCRIPTION
12
December 4, 2006
IDT82V2608
Inverse Multiplexing for ATM
2
PIN DESCRIPTION
Table-1 Pin Description
Name
Pin Number
Input/Output
Description
Global Signals
SYSCLK
E4
I
SYSCLK: System Clock
System clock for the IDT82V2608. Default is 20 MHz.
RST
R11
I
RST: System Reset
System reset signal, low active. After reset, all registers are reset to default values, and both the con-
tents in SRAM and the downloaded software are cleared.
ATM Utopia Interface
TxClk
E14
I
TxClk: Utopia Transmit Clock
Utopia transmit clock used to transfer data from the ATM layer to the IDT82V2608. The frequency of
the TxClk should be less than or equal to that of the system clock.
Data is sampled on the rising edge of this signal.
TxEnb
G14
I
TxEnb: Utopia Transmit Enable
Utopia low active signal asserted by the ATM layer device during cycles when TxData contains valid
cell data.
The TxEnb input is sampled on the rising edge of TxClk.
TxAddr4
TxAddr3
TxAddr2
TxAddr1
TxAddr0
F15
F14
F13
E16
E15
I
TxAddr[4:0]: Utopia Transmit Address
Utopia transmit port address driven from the ATM layer to poll and select an appropriate port.
The TxAddr[4:0] input bus are sampled on the rising edge of TxClk.
TxData7
TxData6
TxData5
TxData4
TxData3
TxData2
TxData1
TxData0
G15
G16
H14
H15
H16
J16
J15
J14
I
TxData[7:0]: Utopia Transmit Data
Utopia 8-bit data bus driven from the ATM layer to the IDT82V2608.
The TxData[7:0] input bus are sampled on the rising edge of TxClk.
TxClav
E13
High-Z
O
TxClav: Utopia Transmit Cell Available
Utopia transmit cell available signal from the IDT82V2608 to the ATM layer. A polled port drives TxClav
only during each cycle following one with its address on the TxAddr lines. The polled port asserts
TxClav high to indicate its corresponding FIFO can accept the transfer of a complete cell, otherwise it
deasserts the signal.
The TxClav output is updated on the rising edge of TxClk.
Note: This pin requires a pull-down resistor.
TxSOC
F16
I
TxSOC: Utopia Transmit Start of Cell
Utopia start of cell signal. It will be driven high by the ATM layer when TxData[7:0] contain the first valid
byte of a cell.
The TxSOC input is sampled on the rising edge of TxClk.
RxClk
D16
I
RxClk: Utopia Receive Clock
Utopia receive clock. The frequency of RxClk should be less than or equal to the frequency of the sys-
tem clock.
Data is sampled on the rising edge of this signal.
RxEnb
D15
I
RxEnb: Utopia Receive Enable
When this pin is low, the received data will be transferred on RxData[7:0] in the following cycles.
The RxEnb input is sampled on the rising edge of RxClk.
相关PDF资料
PDF描述
PIC24FV16KA302-I/SO MCU 16KB FLASH 2KB RAM 28-SOIC
PIC16C716-20/SO IC MCU OTP 2KX14 A/D PWM 18SOIC
IDT82V2604BB IC INVERSE MUX 4CH ATM 208-BGA
PIC18LF45K22-I/P MCU 8BIT 32KB FLASH 3.6V 40PDIP
PIC24FV16KA302-I/SS MCU 16KB FLASH 2KB RAM 28-SSOP
相关代理商/技术参数
参数描述
IDT82V2608BBG 功能描述:IC INVERSE MUX 8CH ATM 208-BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA,便携式音频/视频,智能电话 接口:I²C,2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘(4x4) 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2
IDT82V2616 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:INVERSE MULTIPLEXING FOR ATM
IDT82V2616BB 功能描述:IC INVERSE MUX 16CH ATM 272-PBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA,便携式音频/视频,智能电话 接口:I²C,2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘(4x4) 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2
IDT82V2616BBG 功能描述:IC INVERSE MUX 16CH ATM 272-PBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA,便携式音频/视频,智能电话 接口:I²C,2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘(4x4) 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2
IDT82V3001A 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT