参数资料
型号: IDT82V3010PV
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 通信及网络
英文描述: T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
中文描述: SPECIALTY TELECOM CIRCUIT, PDSO56
封装: SSOP-56
文件页数: 9/31页
文件大小: 355K
代理商: IDT82V3010PV
IDT82V3010
T1/E1/OC3 Telecom Clock Generator with Dual Reference Inputs
Functional Description
9
June 19, 2006
2
FUNCTIONAL DESCRIPTION
The IDT82V3010 is a T1/E1/OC3 telecom clock generator with dual
reference inputs, providing timing (clock) and synchronization (framing)
signals to interface circuits for multitrunk T1/E1 and STS3/OC3 links.
The details are described in the following sections.
2.1
STATE CONTROL CIRCUIT
The State Control Circuit is an important part in the IDT82V3010. It is
used to control the TIE block and the DPLL block as shown in
Figure - 2.
The control is based on the result of Invalid Input Signal Detection and
the logic levels on the MODE_sel0, MODE_sel1, IN_sel and TIE_en
pins.
The IDT82V3010 can be operated in three different modes: Normal,
Holdover and Freerun. The operating mode is selected by the
MODE_sel1 and MODE_sel0 pins, as shown in
Table - 1.
Figure - 3
shows the state control diagram. All state changes occur
synchronously on the rising edge of F8o. Three operating modes,
Normal (S1), Holdover (S3) and Freerun (S0) can be switched from one
to another by changing the logic levels on the MODE_sel0 and
MODE_sel1 pins.
Figure - 2 State Control Circuit
Figure - 3 State Control Diagram
Table - 1 Operating Modes Selection
Mode Selection Pins
Operating Mode
MODE_sel1
MODE_sel0
0
0
Normal
0
1
Holdover
1
0
Freerun
1
1
Reserved
State Control Circuit
MODE_sel1
MODE_sel0
TIE_en
Output of the
Invalid Input
Signal Detection
F8o
TIE Block
Enable/Disable
DPLL Block
Mode Control
IN_sel
S1
Normal
Mode_sel1 = 0
Mode_sel0 = 0
S3
Holdover
Mode_sel1 = 0
Mode_sel0 = 1
S0
Freerun
Mode_sel1 = 1
Mode_sel0 = 0
(Invalid Input Reference Signal)
(Valid Input Reference Signal)
TIE Enable (TIE_en = H)
AuoTEDsabe
AuoTEDsabe
AuoTEDsabe
AutoTIE Dsable
AuoTEDsabe
TEDsabe(TE_en=L
AuoTEDsabe
TEEnabe(TE_en=H
Reset *
S4
Short Time Holdover
Mode_sel1 = 0
Mode_sel0 = 0
At INslTaset
NoIN_se Tansen
TEEnabe(TE_en=H)
TDbNNerst
IN_se Transient
Auto TIE Dsable
S2
Auto - Holdover
Mode_sel1 = 0
Mode_sel0 = 0
* Note: After reset, the Mode_sel1 and Mode_sel0 should be initially set to '10' or '00'.
Auto TIE Disable
(Valid Input Reference Signal)
TIE Disable (TIE_en = L)
相关PDF资料
PDF描述
IDT82V3010PVG T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
IDT82V3255 WAN PLL
IDT82V3255DK WAN PLL
IDT82V3255DKG WAN PLL
IDT82V3255TF WAN PLL
相关代理商/技术参数
参数描述
IDT82V3010PVG 功能描述:IC PLL WAN 51/E1/OC3 DUAL 56SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3010PVG8 功能描述:IC PLL WAN 51/E1/OC3 DUAL 56SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3011 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3011PV 制造商:INT_DEV_TECH 功能描述:
IDT82V3011PVG 功能描述:IC PLL WAN T1/E1/OC3 SGL 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT