参数资料
型号: IN74VHC373DW
厂商: INTEGRAL JOINT STOCK COMPANY
英文描述: Octal d-type latch with three state outputs
中文描述: 八路D型锁存器三态输出
文件页数: 5/8页
文件大小: 322K
代理商: IN74VHC373DW
IN74VHC373
AC electrical characteristics
(t
LH
= t
HL
= 3.0 ns, R
L
= 1 kOhm)
Value
25
°
C
-40
°
C to
85
°
C
min max
Symbol
Parameter
Test
conditi
ons
V
CC
, V
C
L
,
pF
min
max
11.0
14.5
7.2
9.2
11.4
14.9
7.2
9.2
13.2
Unit
15
50
15
50
15
50
15
50
50
13.0
16.5
8.5
10.5
13.5
17.0
8.5
10.5
15.0
3.3 ± 0.3
t
PHL
,
t
PLH
Popagation delay time
when
switching
off from input LE to
output Q
From input D to output Q
on,
Fig. 1
5.0 ± 0.5
ns
3.3 ± 0.3
5.0 ± 0.5
3.3 ± 0.3
t
PHZ
, t
PLZ
Propagation delay time
under
high, low level into off
state
transition
from
Fig.2
5.0 ± 0.5
50
9.2
10.5
15
50
15
50
15
50
15
50
15
50
15
50
15
50
15
50
50
50
11.4
14.9
8.1
10.1
1.5
1.0
13.5
17.0
9.5
11.5
1.5
1.0
3.3 ± 0.3
t
PZH
, t
PZL
Propagation delay time
under
off state into high, low
level
t
SU
Time of setting signal D
relativey to LE
transition
from
Fig.2
5.0 ± 0.5
4.0
4.0
4.0
4.0
1.0
1.0
1.0
1.0
5.0
5.0
5.0
5.0
4.0
4.0
4.0
4.0
1.0
1.0
1.0
1.0
5.0
5.0
5.0
5.0
3.3 ± 0.3
Fig.3
5.0 ± 0.5
3.3 ± 0.3
t
H
Retention time, D signal
to LE
Fig.3
5.0 ± 0.5
3.3 ± 0.3
t
W
Pulse duration of LE
signal
Fig.3
5.0 ± 0.5
3.3 ± 0.3
5.5 ± 0.5
t
OSLH
, t
OSHL
Propagation
difference
outputs
delays
between
Capacitance characteristics
Value
25
°
C
Symbol
Parameter
Test conditions
V
CC
, V
min
max
10
12
54
Unit
C
I
C
O
C
Р
D
Input capacity
Output capacity
Dynamic capacity
-
-
5.0
5.0
5.0
pF
pF
pF
V
I
= 0 V orV
CC
5
相关PDF资料
PDF描述
IN74VHC373N 8-Bit To 9-Bit Parity Bus Transceivers 24-PDIP -40 to 85
IN74VHC74 DUAL D FLIP-FLOP WITH SET AND RESET
IN74VHC74D 8-Bit To 9-Bit Parity Bus Transceivers 24-TSSOP -40 to 85
IN74VHC74N DUAL D FLIP-FLOP WITH SET AND RESET
IN75232 EIA-232-D INTERFACE 1 CHIP IC
相关代理商/技术参数
参数描述
IN750A-1JANTX 制造商:ERJ 功能描述:
IN750A1JANTXV 制造商: 功能描述:
IN751A 制造商: 功能描述: 制造商:undefined 功能描述:
IN75232 制造商:INTEGRAL 制造商全称:INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC
IN753ARL 制造商:n/a 功能描述:SAMPLE