- 您现在的位置：买卖IC网 > PDF目录1807 > IP1202TRPBF (International Rectifier)IC REG BUCK SYNC ADJ 30A 198BGA PDF资料下载
参数资料
| 型号： | IP1202TRPBF |
| 厂商： | International Rectifier |
| 文件页数： | 12/29页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 30A 198BGA |
| 产品变化通告： | (EP) Parts Discontinuation 25/May/2012 |
| 标准包装： | 750 |
| 系列： | iPOWIR™ |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 5 V |
| 输入电压： | 5.5 V ~ 13.2 V |
| 频率 - 开关： | 200kHz ~ 400kHz |
| 电流 - 输出： | 30A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 198-BGA（161 凸块） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | BGA（15.5x9.25） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
iP1202PbF
iP1202
iP1202PbF User?s Design Guidelines
The iP1202PbF can be configured as a dual channel
15A or parallel single 30A power block consisting of
optimized power semiconductors, PWM control and
its associated passive components. It is based on a
synchronous buck topology and offers an optimized
solution where space, efficiency and noise caused
by parasitics are of concern. The phase shifted, two
output power block operates with fixed frequency volt-
age mode control and can be configured to operate
as a dual output or paralleled single output with cur-
rent sharing. The iP1202PbF components are inte-
grated in a ball grid array (BGA) package.
V IN
The input operating voltage range of the iP1202PbF
is 5.5V to 13.2V. Both channels of the power block
have a common input.
Enabling the Outputs
This threshold voltage should be taken into consid-
eration when designing sequencing profiles using
the iP1202PbF as it will effect start-up delays and
ramp-times.
For proper implementation of sequencing of outputs
using the iP1202PbF, refer to IR Application Note
AN-1053 - Power sequencing techniques using
iP1201 and iP1202PbF.
Iss
SS1/SS2
iP1202PbF
Css
The ENABLE pin turns on and turns off both outputs
of the iP1202PbF simultaneously. The iP1202PbF
outputs will be turned off by floating the ENABLE pin.
ENABLE low will start the outputs. The converter can
also be shutdown by pulling the soft-start pins to
PGND through a logic level MOSFET the drain of
which connects to the soft start pin (see Fig.12). This
feature can be useful if sequencing or different start-
up timing of the outputs are required. In situations
where the output has undergone a latched shutdown
due to overvoltage or overcurrent, cycling ENABLE
will reset the outputs. Cycling soft start pins will not
unlatch the outputs.
Fig. 12: Soft Start/Enable Circuit
0.8Vtyp
V Css
V OUT
Fig. 13: Power Up Threshold
3V
Dual Soft Start
The Soft Start function provides a controlled rise of
the output voltage, thus limiting the inrush current
during start-up. The iP1202PbF provides two inde-
pendent soft start functions. The soft start pins can
be connected to the soft start capacitors to provide
different start-up and sequencing profiles.
Each soft start function has an internal 25uA +/-20%
current source that charges the external soft start
capacitor C ss up to 3V. During power-up, the output
voltage starts ramping up only after the charging
voltage across the C ss capacitor has reached a
0.8Vtyp threshold, as shown in Fig. 13.
12
Mode of Operation
The iP1202PbF can be configured to provide either
two independent dual outputs or single paralleled out-
put with current share. In dual output mode, the two
error amplifiers of the PWM controller operate inde-
pendently. Each output voltage of the iP1202PbF
block is controlled by its own error amplifier. The out-
put of the error amplifier and the internally generated
ramp signal are compared to produce PWM pulses
of fixed frequency that drive the internal power
switches. In this mode, the VP-ref pin must be con-
nected to Vref pin. Vref pin is the internally generated
0.8V reference input of first error amplifier . Refer to
the internal block diagram of the iP1202PbF in Fig.1.
In single output mode, one error amplifier controls
the output voltage and the other amplifier monitors
www.irf.com
相关PDF资料 |
PDF描述 |
|---|---|
| IP1202TR | IC REG BUCK SYNC ADJ 30A 198BGA |
| IP1203TRPBF | IC REG BUCK SYNC ADJ 15A 24LGA |
| IP1203TR | IC REG BUCK SYNC ADJ 15A 24LGA |
| IP1206TRPBF | IC REG BUCK SYNC ADJ 30A/15A LGA |
| IP1827PBF | IC REG BUCK SYNC ADJ 25A LGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP1203 | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203PBF | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203SA | 制造商:XP Power 功能描述:DC/DC CONVERTER 3W 4:1 I/P3.3V O/P 制造商:XP Power 功能描述:DC/DC CONVERTER 3.3V 3W 制造商:XP Power 功能描述:DC/DC CONVERTER, 3W, 4:1 I/P3.3V O/P 制造商:XP Power 功能描述:DC-DC CONV, ISO POL, 1 O/P, 3W, 700mA, 3.3V; DC / DC Converter Type:Isolated POL; DC / DC Converter Output Type:Fixed; Input Voltage DC Min:4.5V; Input Voltage DC Max:18V; No. of Outputs:1; Output Voltage Nom.:3.3V; Depth:21.85mm ;RoHS Compliant: Yes |
| IP1203TR | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203TRPBF | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。