- 您现在的位置：买卖IC网 > PDF目录175852 > IP3254CZ16-8-TTL (NXP SEMICONDUCTORS) Integrated 4-, 6- and 8-channel passive EMI-filter network with high-level ESD protection PDF资料下载
参数资料
| 型号： | IP3254CZ16-8-TTL |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 消费家电 |
| 英文描述： | Integrated 4-, 6- and 8-channel passive EMI-filter network with high-level ESD protection |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| 封装： | 1.35 X 3.30 MM, 0.55 MM HEIGHT, GREEN, PLASTIC, SOT1168-1, HUSON-16 |
| 文件页数： | 4/12页 |
| 文件大小： | 354K |
| 代理商： | IP3254CZ16-8-TTL |
User’s Manual U16603EJ5V1UD
10
4.3.6
Port 6 .......................................................................................................................................121
4.3.7
Port 7 .......................................................................................................................................125
4.3.8
Port 8 .......................................................................................................................................127
4.3.9
Port 9 .......................................................................................................................................129
4.3.10
Port CD ....................................................................................................................................137
4.3.11
Port CM ...................................................................................................................................138
4.3.12
Port CS ....................................................................................................................................140
4.3.13
Port CT ....................................................................................................................................142
4.3.14
Port DH ....................................................................................................................................144
4.3.15
Port DL ....................................................................................................................................146
4.4
Block Diagrams..................................................................................................................... 148
4.5
Port Register Settings When Alternate Function Is Used ................................................ 185
4.6
Cautions ................................................................................................................................ 195
4.6.1
Cautions on setting port pins ...................................................................................................195
4.6.2
Cautions on bit manipulation instruction for port n register (Pn)...............................................198
4.6.3
Cautions on on-chip debug pins...............................................................................................199
4.6.4
Cautions on P05/INTP2/DRST pin...........................................................................................199
4.6.5
Cautions on P10, P11, and P53 pins when power is turned on ............................................... 199
4.6.6
Hysteresis characteristics ........................................................................................................199
4.6.7
Cautions on separate bus mode ..............................................................................................199
CHAPTER 5 BUS CONTROL FUNCTION .......................................................................................... 200
5.1
Features................................................................................................................................. 200
5.2
Bus Control Pins................................................................................................................... 201
5.2.1
Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed...............201
5.2.2
Pin status in each operation mode...........................................................................................201
5.3
Memory Block Function....................................................................................................... 202
5.4
External Bus Interface Mode Control Function ................................................................. 203
5.5
Bus Access ........................................................................................................................... 204
5.5.1
Number of clocks for access....................................................................................................204
5.5.2
Bus size setting function ..........................................................................................................205
5.5.3
Access by bus size ..................................................................................................................206
5.6
Wait Function ........................................................................................................................ 213
5.6.1
Programmable wait function ....................................................................................................213
5.6.2
External wait function...............................................................................................................214
5.6.3
Relationship between programmable wait and external wait ................................................... 215
5.6.4
Programmable address wait function.......................................................................................216
5.7
Idle State Insertion Function ............................................................................................... 217
5.8
Bus Hold Function................................................................................................................ 218
5.8.1
Functional outline.....................................................................................................................218
5.8.2
Bus hold procedure..................................................................................................................219
5.8.3
Operation in power save mode ................................................................................................219
5.9
Bus Priority ........................................................................................................................... 220
5.10
Bus Timing ............................................................................................................................ 221
CHAPTER 6 CLOCK GENERATION FUNCTION .............................................................................. 227
6.1
Overview................................................................................................................................ 227
<R>
相关PDF资料 |
PDF描述 |
|---|---|
| IP3254CZ8-4-TTL | Integrated 4-, 6- and 8-channel passive EMI-filter network with high-level ESD protection |
| IP3253CZ16-8 | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| IP3337CX18 | 7-channel integrated LC-filter network with ESD input protection to IEC 61000-4-2 level 4 |
| IP3338CX24 | 10-channel integrated LC-filter network with ESD input protection to IEC 61000-4-2 level 4 |
| IP3348CX10 | Integrated multi channel LC-filter network for high-speed data interfaces with ESD protection to IEC 61000-4-2 level 4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP3254CZ16-8-TTL,1 | 制造商:NXP Semiconductors 功能描述:EMI Filter 0.03A Flat Style SMD 制造商:NXP Semiconductors 功能描述:IP3254CZ16-8-TTL/HUSON16/// - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC ESD PROTECTION 8CH 16WLCSP |
| IP3254CZ8-4-TTL,13 | 制造商:NXP Semiconductors 功能描述:EMI Filter 0.03A Flat Style SMD 制造商:NXP Semiconductors 功能描述:IP3254CZ8-4-TTL/HUSON8/// - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC ESD PROTECTION 4CH 8WLCSP |
| IP3254-TTL | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Integrated 4-, 6- and 8-channel passive EMI-filter network with high-level ESD protection |
| IP329 | 制造商:EDSYN 功能描述: |
| IP33060AD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
发布紧急采购，3分钟左右您将得到回复。