- 您现在的位置：买卖IC网 > PDF目录15098 > IR3623MPBF (International Rectifier)IC REG CTRLR BUCK PWM VM 32MLPQ PDF资料下载
参数资料
| 型号： | IR3623MPBF |
| 厂商： | International Rectifier |
| 文件页数： | 16/27页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 32MLPQ |
| 标准包装： | 73 |
| PWM 型： | 电压模式 |
| 输出数： | 2 |
| 频率 - 最大： | 1.2MHz |
| 占空比： | 85% |
| 电源电压： | 8.5 V ~ 14.5 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
IR3623MPbF
Ph_En and Pre-Bias
For a correct start up the driver section needs to
be powered up before the PWM signal is applied.
IR3623 features a dedicated pin (Ph_En) which
can be used for this purposes. Figure 22 shows
how this pin is used to enable power stage
modules. During normal start up the PWM is in
Tri-state mode until the Ph_En goes high, each
channel has it’s own Ph_En pins.
During the Pre-Bias start up the Ph_En is kept
low and the PWM output is in Tri-state mode.
The Ph_En will be enabled as soon as the
internal PWM signal is generated.
Over Voltage Protection
Over-voltage is sensed through two dedicated
sense pins V SEN1 , V SEN2 . A separate OVP circuit
is provided for each channel.
The OVP threshold is user programmable and
can be set by two external resistors. Upon over-
voltage condition of either one of the outputs, the
OVP forces a latched shutdown on the fault
output and pulls low the PWM signal.
IR3623 features an OVP output signal, high
status of this pin indicates the OVP event for
either of the channels. This pin has 10mA current
capability which can be used to drive an external
switch.
Reset is performed by recycling the Vcc or
Enable.
Power Good
The IR3623 provides two separate open collector
power good signals which report the status of the
outputs. The outputs are sensed through the two
dedicated V SEN1 and V SEN2 pins.
Once the IR3623 is enabled and the outputs
reach the set value (90% of set value) the power
good signals go open and stay open as long as
the outputs stay within the set values.
These pins need to be externally pulled high.
Shutdown using Soft Start pins
The outputs can be shutdown by pulling the soft-
start pin below 0.3V. This can be easily done by
using an external small signal transistor. During
shutdown both MOSFET drivers will be turned
off. Normal operation will resume by cycling soft
start pin.
Operating Frequency Selection
The switching frequency is determined by
connecting an external resistor (Rt) to ground.
Figure 16 provides a graph of oscillator
frequency versus Rt. The maximum
recommended channel frequency is 1.2MHz.
Fig. 16: Switching Frequency vs. External Resistor (R t )
Frequency Synchronization
The IR3623 is capable of accepting an external
digital synchronization signal. Synchronization
will be enabled by the rising edge at an external
clock. Per –channel switching frequency is set
by external resistor (Rt). The free running
frequency oscillator frequency is twice the per-
channel frequency. During synchronization, Rt is
selected such that the free running frequency is
20% below the synchronization frequency.
Synchronization capability is provided for both
single output current share mode and dual
output configuration. When unused, the sync
pin will remain floating and is noise immune.
Applying the external signal to the Sync input
changes the effective value of the ramp signal
(Vramp/Vosc).
V ocs ( eff ) ? 1 . 25 ? f Free _ Run f Sync - - - - ( 8 )
Equation (8) shows that the effective amplitude
of the ramp ( V osc(eff) ) is reduced after the
external Sync signal is applied. More difference
between the frequency of the Sync ( f Sync ) and
the free-running frequency ( f Free_Run ) results in
more change in the effective amplitude of the
ramp signal.
www.irf.com
January 28, 2013
16
相关PDF资料 |
PDF描述 |
|---|---|
| 381LX102M050H202 | CAP ALUM 1000UF 50V 20% SNAP |
| ECC40DRYN | CONN EDGECARD 80POS DIP .100 SLD |
| ECC40DRYH | CONN EDGECARD 80POS DIP .100 SLD |
| VE-J4N-EW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| X4045S8ZT1 | IC CPU SUPERV 4K EEPROM 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IR3623MPBF_1 | 制造商:IRF 制造商全称:International Rectifier 功能描述:HIGH FREQUENCY 2-PHASE, SINGLE OR DUAL OUTPUT SYNCHRONOUS STEP DOWN CONTROLLER WITH OUTPUT TRACKING AND SEQUENCING |
| IR3623MTRPBF | 功能描述:开关变换器、稳压器与控制器 HI FREQ 2-PHASE Single or Dual SYNCH RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IR3624MPBF | 功能描述:IC REG CTRLR BUCK PWM VM 10-MLPD RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| IR3624MTRPBF | 功能描述:开关变换器、稳压器与控制器 HI FREQ SYNC PWM 600kHz 5 or 12V 0.6 RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IR3628MPBF | 功能描述:IC CTLR PWM BUCK SYNC 12-MLPD RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。