- 您现在的位置：买卖IC网 > PDF目录79617 > IR80C52CXXX-30R (ATMEL CORP) 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44 PDF资料下载
参数资料
| 型号： | IR80C52CXXX-30R |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44 |
| 封装： | LCC-44 |
| 文件页数： | 16/83页 |
| 文件大小： | 8336K |
| 代理商： | IR80C52CXXX-30R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
17
8021G–AVR–03/11
ATmega329P/3290P
Note that the Status Register is not automatically stored when entering an interrupt routine, nor
restored when returning from an interrupt routine. This must be handled by software.
When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled.
No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the
CLI instruction. The following example shows how this can be used to avoid interrupts during the
timed EEPROM write sequence.
When using the SEI instruction to enable interrupts, the instruction following SEI will be exe-
cuted before any pending interrupts, as shown in this example.
6.8.1
Interrupt Response Time
The interrupt execution response for all the enabled AVR interrupts is four clock cycles mini-
mum. After four clock cycles the program vector address for the actual interrupt handling routine
is executed. During this four clock cycle period, the Program Counter is pushed onto the Stack.
The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If
an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed
before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt
execution response time is increased by four clock cycles. This increase comes in addition to the
start-up time from the selected sleep mode.
A return from an interrupt handling routine takes four clock cycles. During these four clock
cycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer is
incremented by two, and the I-bit in SREG is set.
Assembly Code Example
in
r16, SREG
; store SREG value
cli
; disable interrupts during timed sequence
sbi
EECR, EEMWE
; start EEPROM write
sbi
EECR, EEWE
out
SREG, r16
; restore SREG value (I-bit)
C Code Example
char
cSREG;
cSREG = SREG; /* store SREG value */
/* disable interrupts during timed sequence */
__disable_interrupt();
EECR |= (1<<EEMWE); /* start EEPROM write */
EECR |= (1<<EEWE);
SREG = cSREG; /* restore SREG value (I-bit) */
Assembly Code Example
sei
; set Global Interrupt Enable
sleep
; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C Code Example
__enable_interrupt(); /* set Global Interrupt Enable */
__sleep(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
相关PDF资料 |
PDF描述 |
|---|---|
| IR80C52CXXX-36R | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQCC44 |
| IC80C52CXXX-16:D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| IC80C52CXXX-30:D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
| IC80C52CXXX-30 | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
| IC80C52CXXX-L16 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IR80C86-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microprocessor |
| IR80C88 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microprocessor |
| IR80C88-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microprocessor |
| IR-820 | 制造商:BOWEI 制造商全称:BOWEI 功能描述:Image Rejection Mixers |
| IR8200 | 制造商:IRF 制造商全称:International Rectifier 功能描述:3A, 55V DMOS H-BRIDGE |
发布紧急采购，3分钟左右您将得到回复。