- 您现在的位置：买卖IC网 > PDF目录1221 > IRCS2277S (International Rectifier)DEMO FOR 3-PHASE/380V MOTOR DRV PDF资料下载
参数资料
| 型号： | IRCS2277S |
| 厂商： | International Rectifier |
| 文件页数： | 15/20页 |
| 文件大小： | 0K |
| 描述： | DEMO FOR 3-PHASE/380V MOTOR DRV |
| 标准包装： | 1 |
| 系列： | * |
IR2277S/IR2177S (PbF)
Filter AC characteristic
IR2177/2277 signal path can be considered as
composed by three stages in series (see Figure 17).
The first two stages perform the filtering action.
Stage 1 (input filter) implements the filtering action
originating the transfer function shown in Figure 18.
The input filter is a self-adaptive reset integrator
which performs an accurate ripple cancellation. This
stage extracts automatically the PWM frequency
from Sync signal and puts transmission zeros at
even harmonics, rejecting the unwanted PWM
noise.
The following timing diagram shows the principle by
which even harmonics are rejected (Figure 16).
As can be seen from Figure 18, the odd harmonics
are rejected as a first order low pass filter with a
single pole placed in f PWM .
The input filter group delay in the pass-band is very
low (see GD on AC electrical characteristics) due to
the beneficial action of the zeroes.
The second stage samples the result of the first
stage at double Sync frequency. This action can be
used to fully remove the odd harmonics from the
input signal.
To perform this cancellation it is necessary a shift of
90 degrees of the SYNC signal with respect to the
triangular carrier edges (SYNC2).
The following timing diagrams show the principle of
odd harmonics cancellation (Figure 19), in which
SYNC2 allows the sampling of stage 1 output
during odd harmonic zero crossings.
Odd harmonic cancellation using SYNC2 (i.e. 90
degree shifted SYNC signal) signal will introduce
Tsync/4 additional propagation delay.
Anther way to obtain the same result (odd
harmonics cancellation) can be achieved by
controller computing the average of two consecutive
PO results using SYNC1 (SYNC is in this case
aligned to triangular edges, i.e. 0 degree shift).
This method is suitable for most symmetric (center
aligned) PWM schemes.
For this particular PWM scheme another suitable
solution is driving the IR2x77 with a half frequency
SYNC signal (f sync =f PWM /2).
In this case the cut frequency of the input filter is
reduced by half allowing zeroes to be put at f PWM
multiples (i.e. even and odd harmonics cancellation,
no more computational effort needed by the
controller).
Figure 16: Even harmonic cancellation principle
Figure 17: Simplified block diagram
15
www.irf.com
相关PDF资料 |
PDF描述 |
|---|---|
| IRDC2085S-DF | BOARD EVAL CONV DC BUS W/IRF6603 |
| IRDC3038 | KIT W/IRU3038 PWM CTRL DDR 14-PI |
| IRDC3039 | BOARD EVAL CTRLR PWM W/IRU3039 |
| IRDC3046 | KIT W/IRU3046 DUAL PWM LDO CTRLR |
| IRDC3048 | KIT W/IRU3048 DUAL PWM LDO CTRLR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IRCW0805LF031002BR1 | 制造商:TT Electronics / IRC 功能描述: |
| IRCW0805R033482BR1 | 制造商:TT Electronics / IRC 功能描述: |
| IRCW1206R031210BR1 | 制造商:TT Electronics / IRC 功能描述: |
| IRCWCR0603000ZPI | 制造商:MAJOR 功能描述: |
| IRCZ24 | 制造商:IRF 制造商全称:International Rectifier 功能描述:Power MOSFET(Vdss=55V, Rds(on)=0.040ohm, Id=26A) |
发布紧急采购，3分钟左右您将得到回复。