- 您现在的位置：买卖IC网 > PDF目录1810 > IRS2166DSTRPBF (International Rectifier)IC CTRL PFC/BALLAST 16-SOIC PDF资料下载
参数资料
| 型号： | IRS2166DSTRPBF |
| 厂商： | International Rectifier |
| 文件页数： | 12/18页 |
| 文件大小： | 0K |
| 描述： | IC CTRL PFC/BALLAST 16-SOIC |
| 标准包装： | 2,500 |
| 类型： | PFC/镇流器控制器 |
| 频率： | 40 ~ 46 kHz |
| 电流 - 电源： | 20mA |
| 电流 - 输出： | 260mA |
| 电源电压： | 12.5 V ~ 15.6 V |
| 工作温度： | -25°C ~ 125°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC N |
| 包装： | 带卷 (TR) |
| 配用： | IRPLLNR7-ND - KIT UNIV ELEC BALLAST FLUOR LAMP |
IRS2166D(S)PbF
The PFC control circuit of the IRS2166D (Fig. 8) only
requires four control pins: VBUS, COMP, ZX and PFC.
The VBUS pin is for sensing the DC bus voltage (via an
external resistor voltage divider), the COMP pin programs
the on-time of M PFC and the speed of the feedback loop,
the ZX pin detects when the inductor current discharges
to zero (via a secondary winding from the PFC inductor),
and the PFC pin is the low-side gate driver output for
M PFC .
LPFC
(+)
DFPC
the off-time and M PFC is turned on again (Fig. 10). The
cycle repeats itself indefinitely until the PFC section is
disabled due to a fault detected by the ballast section
(fault mode), an over-voltage or undervoltage condition
on the DC bus, or, the negative transition of ZX pin
voltage does not occur. Should the negative edge on the
ZX pin not occur, M PFC will remain off until the watch-dog
timer forces a turn-on of M PFC for an on-time duration
programmed by the voltage on the COMP pin. The
watch-dog pulses occur every 400 μs (t WD ) indefinitely
until a correct positive- and negative-going signal is
detected on the ZX pin and normal PFC operation is
resumed.
RVBUS1
RZX
VBUS
ZX
PFC
CBUS
I LPFC
COMP
Control
PFC
RPFC
MPFC
0
COM
DCOMP
CCOMP
RVBUS
PFC
(-)
Fig. 8: IRS2166D simplified PFC control circuit
The VBUS pin is regulated against a fixed internal 4.0 V
reference voltage (V BUSREG ) for regulating the DC bus
voltage (Fig. 9). The feedback loop is performed by an
operational transconductance amplifier (OTA) that sinks
pin
ZX
pin
0
0
or sources a current to the external capacitor at the
COMP pin. The resulting voltage on the COMP pin sets
the threshold for the charging of the internal timing
capacitor (C1) and therefore programs the on-time of
M PFC . During preheat and ignition modes of the ballast
section, the gain of the OTA is set to a high level to raise
the DC bus level quickly and to minimize the transient on
the DC bus which can occur during ignition. During run
mode, the gain is then decreased to a lower level
necessary for achieving high power factor and low THD.
Fig. 10: LPFC current, PFC pin and ZX pin timing
diagram
A fixed on-time of M PFC over an entire cycle of the line
input voltage produces a peak inductor current which
naturally follows the sinusoidal shape of the line input
voltage. The smoothed averaged line input current is in
phase with the line input voltage for high power factor but
the total harmonic distortion (THD), as well as the
individual higher harmonics, of the current can still be too
VBUS 1
COMP 6
3.0V
ZX 7
Run Mode Signal
GAIN
OTA1
4.0V
COMP2
Discharge
VCC to
UVLO-
2.0V
7.6V
4.3V
M1
C1
COMP3
Fault Mode Signal
COMP4
COMP5
M2
RS4
S Q
R1
R2 Q
RS3
S Q
R Q
WATCH
DOG
TIMER
VCC
8
PFC
high. This is mostly due to cross-over distortion of the
line current near the zero-crossings of the line input
voltage. To achieve low harmonics which are acceptable
to international standard organizations and general
market requirements, an additional on-time modulation
circuit has been added to the PFC control. This circuit
dynamically increases the on-time of M PFC as the line
input voltage nears the zero-crossings (Fig. 11). This
causes the peak L PFC current, and therefore the smoothed
line input current, to increase slightly higher near the
zero-crossings of the line input voltage. This reduces the
www.irf.com
Fig. 9: IRS2166D detailed PFC control circuit
The off-time of M PFC is determined by the time it takes the
L PFC current to discharge to zero. This zero current level
is detected by a secondary winding on L PFC which is
connected to the ZX pin. A positive-going edge
exceeding the internal 2 V threshold (V ZXTH+ ) signals the
beginning of the off-time. A negative-going edge on the
ZX pin falling below (V ZXTH+ - V ZXHYS ) will occur when the
L PFC current discharges to zero which signals the end of
amount of cross-over distortion in the line input current
which reduces the THD and higher harmonics to low
levels.
Over-Voltage Protection (OVP)
Should over-voltage occur on the DC bus causing the
VBUS pin to exceed the internal 4.3 V threshold (V BUSOV+ ),
the PFC output is disabled (set to a logic ‘low’). When the
DC bus decreases again causing the VBUS pin to
Page 12
相关PDF资料 |
PDF描述 |
|---|---|
| IRS2168DSTRPBF | IC PFC & BALLAST CONTROL 16-SOIC |
| IRS2526DSTRPBF | IC BALLAST CONTROLLER |
| IRS2530DSPBF | IC BALLAST CTRL DIM 600V 8-SOIC |
| IRS2552DSPBF | IC BALLAST CTLR CCFL/EEFL 16SOIC |
| IRS2573DSPBF | IC BALLAST CNTRLLER 600V 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IRS21681DSPBF | 制造商:International Rectifier 功能描述:ADVANCED PFC AND BALLAST CONTROL IC - Rail/Tube 制造商:International Rectifier 功能描述:IC LIGHT BALLAST CONTROL |
| IRS21681DSTRPBF | 功能描述:开关变换器、稳压器与控制器 Advanced PFC & Ballast Cntrl IC RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IRS2168DPBF | 功能描述:功率驱动器IC Advanced PFC & Ballast Cntrl IC RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| IRS2168DSPBF | 功能描述:功率驱动器IC ADVANCED PFC BALLAST CTRL IC RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| IRS2168DSPBF | 制造商:International Rectifier 功能描述:MOSFET Driver IC |
发布紧急采购，3分钟左右您将得到回复。