- 您现在的位置：买卖IC网 > PDF目录384512 > IS42S16400B-6TL (Electronic Theatre Controls, Inc.) 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | IS42S16400B-6TL |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 1梅格位× 16位× 4银行（64兆位）同步动态RAM |
| 文件页数： | 15/55页 |
| 文件大小： | 472K |
| 代理商： | IS42S16400B-6TL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
IS42S16400B
ISSI
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. D
02/10/05
15
FUNCTIONAL DESCRIPTION
The 64Mb SDRAMs (1 Meg x 16 x 4 banks) are quad-bank
DRAMs which operate at 3.3V and include a synchronous
interface (all signals are registered on the positive edge of
the clock signal, CLK). Each of the 16,777,216-bit banks
is organized as 4,096 rows by 256 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for a
programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed
(BA0 and BA1 select the bank, A0-A11
select the row)
. The address bits
(A0-A7)
registered coincident
with the READ or WRITE command are used to select the
starting column location for the burst access.
Prior to normal operation, the SDRAM must be initialized.
The following sections provide detailed information covering
device initialization, register definition, command
descriptions and device operation.
Initialization
SDRAMs must be powered up and initialized in a
predefined manner.
The 64M SDRAM is initialized after the power is applied
to V
DD
and V
DDQ
(simultaneously) and the clock is stable.
A 100μs delay is required prior to issuing any command
other than a
COMMAND INHIBIT
or a
NOP
. The COMMAND
INHIBIT or NOP may be applied during the 100us period
and continue should at least through the end of the period.
With at least one COMMAND INHIBIT or NOP command
having been applied, a PRECHARGE command should be
applied once the 100μs delay has been satisfied. All
banks must be precharged. This will leave all banks in an
idle state where two
AUTO REFRESH
cycles must be
performed. After the
AUTO REFRESH
cycles are complete,
the SDRAM is then ready for mode register programming.
The mode register should be loaded prior to applying any
operational command because it will power up in an
unknown state.
相关PDF资料 |
PDF描述 |
|---|---|
| IS42S16400B-7T | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400B-7TL | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS4N45 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS4N46 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS6003 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS42S16400B-6TLI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400B-6TL-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400B-7TI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400B-7TL | 制造商:Integrated Silicon Solution Inc 功能描述:64M, 3.3V SDRAM 4M X 16 143MHZ TSOP |
发布紧急采购，3分钟左右您将得到回复。