- 您现在的位置：买卖IC网 > PDF目录360985 > IS61C64AH-20U 8K x 8 HIGH-SPEED CMOS STATIC RAM PDF资料下载
参数资料
| 型号： | IS61C64AH-20U |
| 英文描述： | 8K x 8 HIGH-SPEED CMOS STATIC RAM |
| 中文描述： | 8K的× 8高速CMOS静态RAM |
| 文件页数： | 7/8页 |
| 文件大小： | 433K |
| 代理商： | IS61C64AH-20U |
IS61C64AH
Integrated Circuit Solution Inc.
7
SR001-B
1
2
3
4
5
6
7
8
9
10
11
12
AC WAVEFORMS
WRITE CYCLE NO. 2
(
OE
is HIGH During Write Cycle)
(1,2)
DATA UNDEFINED
LOW
t
WC
VALID ADDRESS
t
PWE1
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE1
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
HIGH
CE2
WRITE CYCLE NO. 3
(
OE
is LOW During Write Cycle)
(1)
DATA UNDEFINED
t
WC
VALID ADDRESS
LOW
LOW
t
PWE2
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE1
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
HIGH
CE2
Notes:
1. The internal write time is defined by the overlap of
CE1
LOW, CE2 HIGH and
WE
LOW. All signals must be in valid states to
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the
rising or falling edge of the signal that terminates the write.
2. I/O will assume the High-Z state if
OE
= V
IH
.
相关PDF资料 |
PDF描述 |
|---|---|
| IS61C64AH-25J | 8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV256-10J | Indicator Lamp; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| IS61LV256-10JI | 32K X 8 LOW VOLTAGE CMOS STATIC RAM |
| IS61LV256 | 32K X 8 LOW VOLTAGE CMOS STATIC RAM |
| IS61LV256-10T | 32K X 8 LOW VOLTAGE CMOS STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS61C64AH-25J | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AH-25N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SRAM |
| IS61C64AH-25U | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AL | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AL_0610 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
发布紧急采购，3分钟左右您将得到回复。