- 您现在的位置：买卖IC网 > PDF目录299228 > IS61LPS12832A-200TQI (INTEGRATED SILICON SOLUTION INC) 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM PDF资料下载
参数资料
| 型号： | IS61LPS12832A-200TQI |
| 厂商： | INTEGRATED SILICON SOLUTION INC |
| 元件分类： | SRAM |
| 英文描述： | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| 中文描述： | 128K X 32 CACHE SRAM, 3.1 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 2/26页 |
| 文件大小： | 310K |
| 代理商： | IS61LPS12832A-200TQI |
10
Integrated Silicon Solution, Inc.
Rev. G
05/06/09
IS61(64)LPS12832A
IS61(64)LPS12836A IS61(64)VPS12836A
IS61(64)LPS25618A IS61(64)VPS25618A
PARTIAL TRUTH TABLE
Function
GW
BWE
BWa
BWb
BWc
BWd
Read
H
X
Read
H
L
H
Write Byte 1
H
L
H
Write All Bytes
H
L
Write All Bytes
L
X
TRUTH TABLE(1-8)
OPERATION
ADDRESS
CE
CE CE2
CE2
ZZ
ADSP
ADSC
ADSC ADV
ADV
WRITE
WRITE OE
OE
CLK
DQ
Deselect Cycle, Power-Down
None
H
X
L
X
L
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
H
L
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
H
L
X
L-H
High-Z
Snooze Mode, Power-Down
None
X
H
X
High-Z
Read Cycle, Begin Burst
External
L
H
L
X
L
L-H
Q
Read Cycle, Begin Burst
External
L
H
L
X
H
L-H
High-Z
Write Cycle, Begin Burst
External
L
H
L
H
L
X
L
X
L-H
D
Read Cycle, Begin Burst
External
L
H
L
H
L
X
H
L
L-H
Q
Read Cycle, Begin Burst
External
L
H
L
H
L
X
H
L-H
High-Z
Read Cycle, Continue Burst
Next
X
L
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
X
L
H
L
H
L-H
High-Z
Read Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L-H
High-Z
Write Cycle, Continue Burst
Next
X
L
H
L
X
L-H
D
Write Cycle, Continue Burst
Next
H
X
L
X
H
L
X
L-H
D
Read Cycle, Suspend Burst
Current
X
L
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
X
L
H
L-H
High-Z
Read Cycle, Suspend Burst
Current
H
X
L
X
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
H
X
L
X
H
L-H
High-Z
Write Cycle, Suspend Burst
Current
X
L
H
L
X
L-H
D
Write Cycle, Suspend Burst
Current
H
X
L
X
H
L
X
L-H
D
NOTE:
1. X means “Don’t Care.” H means logic HIGH. L means logic LOW.
2. For
WRITE, L means one or more byte write enable signals (BWa-d) and BWE are LOW or GW is LOW. WRITE = H for all
BWx, BWE, GW HIGH.
3.
BWa enables WRITEs to DQa’s and DQPa. BWb enables WRITEs to DQb’s and DQPb. BWc enables WRITEs to DQc’s and
DQPc.
BWd enables WRITEs to DQd’s and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are
available on the x36 version.
4. All inputs except
OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation,
OE must be HIGH before the input data setup time and held HIGH during the
input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8.
ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write
enable signals and
BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.
相关PDF资料 |
PDF描述 |
|---|---|
| IS61LPS12832A-200TQLI | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B2 | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B2I | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B3 | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B3I | 128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS61LPS12832A-200TQLI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B2 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B2I | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B3 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
| IS61LPS12832A-250B3I | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM |
发布紧急采购，3分钟左右您将得到回复。