参数资料
型号: ISL1539AIRZ
厂商: Intersil
文件页数: 9/23页
文件大小: 0K
描述: IC VDSL2 LINE DVR AMP 24QFN
标准包装: 90
类型: 驱动器
驱动器/接收器数: 4/4
规程: VDSL2
电源电压: ±5 V ~ 15 V
安装类型: 表面贴装
封装/外壳: 24-VFQFN 裸露焊盘
供应商设备封装: 24-QFN(5x4)
包装: 管件
17
FN6916.0
September 23, 2009
The goal of the positive feedback resistor, RP, is to
provide some “gain” in the apparent output impedance
over just the 2*RM. It also will act to increase the AOC
over the simple differential gain equation if a synthesis
factor (SF) is defined as shown in Equation 3:
We can see this "gain" is achieved by letting RP be > RF
The closer RP is to RF-RM, the more "gain" is achieved
but at the risk of instability. With this SF defined as
shown above, the exact AOC and ZO will be as shown in
Equations 4 and 5:
For test purposes, the circuit shown in Figure 45 was
configured to achieve the following results.
SF = 2.19
AOC = 17.7V/V
ZO = 66Ω
Putting these together into the gain to an 82.6Ω load
gives the following test condition as shown by
Equation 6.
The advantage offered by this technique is that for
whatever swing we desire at the load, there is less rise
through the physical output matching resistor than if we
simply inserted two 33Ω RM resistors to achieve the 66Ω
output impedance achieved in this test circuit. Whatever
load current is required in RL will rise to the output pins
through 2*RM. The rise from the load swing to the output
pin swing is given by Equation 7:
This was only 1.36 for the test circuit shown above. In
differential circuits the ±VP at the output pins produces a
4VP for the differential peak-to-peak voltage. Hence a
±10V swing at each output in the above circuit will
produce a 40VP-P differential swing which will drop to the
load divided by 1.36 - or a 29.41VP-P differential swing.
Distortion and MTPR
The ISL1539A is intended to provide very low distortion
levels under the demanding conditions required by the
discrete multi-tone (DMT) characteristic of modern DSL
modulations. The standard test for linearity is the Multi-
Tone Power Ratio (MTPR) test where a specified standard
is loaded up with discrete carriers over the specified
frequencies in such a way as to produce the maximum
rated line power and Peak to Average Ratio (PAR) with
some tones missing. The measure of linearity is the
separation from the active tones vs. a missing tone. To
the extent that the amplifier is slightly non-linear, it will
fold a small amount of power into the missing tones
through intermodulation products for the active tones.
Figure 17 shows the circuit operating at the low power
setting used to test ADSL2+ frequency plan and power.
For this test the carriers are spaced at 5kHz.
This -60dBc MTPR is exceptional for the very low 13.5mA
total quiescent current used in this configuration.
Operating at reduced power targets on the line will
improve MTPR as will operating the amplifiers at higher
quiescent current.
The characteristic curves show the exceptional single
tone performance available using the ISL1539A. At the
highest quiescent power, operating at a simple
differential gain of 10V/V, Figure 22 shows the 5VP-P
distortion plot.
Figure 22 shows a better than -80dBc through 8MHz for
the 2nd and 3rd harmonics. The rapid rise in the spurious
above 10MHz is coming from the onset of fine scale slew
limiting effects. By 20MHz, the output signal is requiring
a differential slew rate of 300V/s - a significant portion
of the available 3000V/s slew rate available at full
power.
Power Control Function
Figure 46 shows a simplified schematic for the power
control features included in the ISL1539A. Each of the 4
differential pairs shown in the drawing are used to steer
control currents (IBIAS terms) into additional current
mirrors (not shown) that control the quiescent bias
current for each of the two ports. This bias control shares
the IADJ pin. When IADJ is grounded, the typical supply
current levels shown in the “Electrical Specifications”
tables on page 5 are produced. Inserting an external
resistor to ground in the IADJ pin will scale the quiescent
currents down, as shown in Figure 38.
It is also possible to scale the IADJ currents up by tying
the IADJ pin through a resistor to a negative supply. As
long as the resulting voltage divider between this
external negative voltage and the internal +0.4V on the
other side of the 500Ω resistor stays above the
maximum rated negative voltage on the IADJ pin (-1V).
For instance, to double the typical quiescent current
levels, the current in the IADJ pin must be doubled from
its nominal 800A level. Using a -5V supply through an
o
L
oc
i
o
Z
R
A
V
+
=
(EQ. 2)
p
m
f
R
SF
=
1
(EQ. 3)
)
2
1
(
p
m
f
g
f
oc
R
SF
A
+
=
(EQ. 4)
)
2
(
m
o
R
SF
Z
=
(EQ. 5)
=
Ω
+
Ω
=
+
=
V
Z
R
A
V
o
L
oc
i
o
84
.
9
66
6
.
82
6
.
82
7
.
17
(EQ. 6)
L
m
L
R
2
+
(EQ. 7)
ISL1539A
相关PDF资料
PDF描述
ISL1539IVEZ IC VDSL2 LINE DVR AMP 24HTTSOP
ISL1557AIRZ IC LINE DRIVER DUAL 16-QFN
ISL1557IUEZ IC VDSL2 LINE DVR AMP 10HMSOP
ISL22102IV20Z IC POT DUAL 32TAP 20-TSSOP
ISL22313UFU10Z-TK IC POT DGTL 256TP LN LP 10-MSOP
相关代理商/技术参数
参数描述
ISL1539AIRZ-T13 功能描述:缓冲器和线路驱动器 ISL1539AIRZ DL CH DIFF DSL LINE DR RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
ISL1539IRZ 功能描述:缓冲器和线路驱动器 ISL1539IRZ DL CH DIF FRNTL DSL LINE DRVR RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
ISL1539IRZ-T13 功能描述:缓冲器和线路驱动器 ISL1539IRZ DL CH DIF FRNTL DSL LINE DRVR RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
ISL1539IRZ-T7 功能描述:缓冲器和线路驱动器 ISL1539IRZ DL CH DIF FRNTL DSL LINE DRVR RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
ISL1539IVEZ 功能描述:缓冲器和线路驱动器 ISL1539IVEZ DL CH DIF DSL LINE DRIVE RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel