参数资料
型号: ISL28408FBZ-T7
厂商: Intersil
文件页数: 17/34页
文件大小: 0K
描述: IC INTERFACE
标准包装: 1,000
系列: *
ISL28108, ISL28208, ISL28408
FN6935.5
March 4, 2014
*ISL28108_208 Macromodel - covers following
*products
*ISL28108
*ISL28208
*ISL28408
*
*Revision History:
* Revision B, LaFontaine January 22 2014
* Model for Noise, supply currents, CMRR
*128dB f=6kHz ,AVOL 122dB f=1Hz
* SR = 0.45V/us, GBWP 1.2MHz.
*Copyright 2011 by Intersil Corporation
*Refer to data sheet "LICENSE STATEMENT"
*Use of this model indicates your acceptance
*with the terms and provisions in the License
*Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give
*typical DC and AC performance characteristics
*under a wide range of external circuit
*configurations using compatible simulation
*platforms – such as iSim PE.
*
*Device performance features supported by this
*model
*Typical, room temp., nominal power supply
*voltages used to produce the following
*characteristics:
*Open and closed loop I/O impedances,
*Open loop gain and phase,
*Closed loop bandwidth and frequency
*response,
*Loading effects on closed loop frequency
*response,
*Input noise terms including 1/f effects,
*Slew rate,
*Input and Output Headroom limits to I/O
*voltage swing,
*Supply current at nominal specified supply
*voltages.
*
*Device performance features NOT supported
*by this model:
*Harmonic distortion effects,
*Output current limiting (current will limit at
*40mA),
*Disable operation (if any),
*Thermal effects and/or over temperature
*parameter variation,
*Limited performance variation vs. supply
*voltage is modeled,
*Part to part performance variation due to
*normal process parameter spread,
*Any performance difference arising from
*different packaging source,
*Load current reflected into the power supply
*current.
*
* Connections:
+input
*
|
-input
*
|
+Vsupply
*
|
-Vsupply
*
|
output
*
|
.subckt ISL28108_208 Vin+ Vin-V+ V- VOUT
* source ISL28118_218_subckt_check_0
*
*Voltage Noise
E_En
VIN+ 6 2 0 0.3
D_D13
1 2 DN
D_D14
1 2 DN
V_V7
1 0 0.1
R_R17
2 0 1150
*
*Input Stage
Q_Q6
11 10 9 PNP_input
Q_Q7
8 7 9 PNP_input
Q_Q8
V-- VIN- 7 PNP_LATERAL
Q_Q9
V-- 12 10 PNP_LATERAL
I_I1
V++ 9 DC 12e-6
I_I2
V++ 7 DC 6E-6
I_I3
V++ 10 DC 6E-6
I_IOS
6 VIN- DC 3e-9
D_D1
7 10 DBREAK
D_D2
10 7 DBREAK
R_R1
5 6 5e11
R_R2
VIN- 5 5e11
R_R3
V-- 8 6250
R_R4
V-- 11 6250
C_Cin1
V-- VIN- 4.19e-12
C_Cin2
V-- 6 4.19e-12
C_CinDif
6 VIN- 1.21E-12
*
*1st Gain Stage
G_G1
V++ 14 8 11 0.4779867
G_G2
V-- 14 8 11 0.4779867
V_V1
13 14 -6.74
V_V2
14 15 -6.76
D_D3
13 V++ DX
D_D4
V-- 15 DX
R_R5
14 V++ 1
R_R6
V-- 14 1
*
*2nd Gain Stage
G_G3
V++ VG 14 VMID 261.748e-6
G_G4
V-- VG 14 VMID 261.748e-6
V_V3
16 VG -6.74
V_V4
VG 17 -6.76
D_D5
16 V++ DX
D_D6
V-- 17 DX
R_R7
VG V++ 7.62283e9
R_R8
V-- VG 7.62283e9
C_C1
VG V++ 2.31e-11
C_C2
V-- VG 2.31e-11
*
*Mid supply Ref
E_E2
V++ 0 V+ 0 1
E_E3
V-- 0 V- 0 1
E_E4
VMID V-- V++ V-- 0.5
I_ISY
V+ V- DC 185E-6
*
*Common Mode Gain Stage with Zero
G_G5
V++ 19 5 VMID 0.6
G_G6
V-- 19 5 VMID 0.6
G_G7
V++ VC 19 VMID 0.6
G_G8
V-- VC 19 VMID 0.6
E_EOS
12 6 VC VMID 1
L_L1
18 V++ 1.59159E-08
L_L2
20 V-- 1.59159E-08
L_L3
21 V++ 1.59159E-08
L_L4
22 V-- 1.59159E-08
R_R9
19 18 1e-3
R_R10
20 19 1e-3
R_R11
VC 21 1e-3
R_R12
22 VC 1e-3
*
*Pole Stage
G_G15
V++ 28 VG VMID 314.15e-6
G_G16
V-- 28 VG VMID 314.15e-6
R_R19
28 V++ 3.18319e3
R_R20
V-- 28 3.18319e3
C_C5
28 V++ 10e-12
C_C6
V-- 28 10e-12
*
G_G9
V++ 23 28 VMID 314.15e-6
G_G10
V-- 23 28 VMID 314.15e-6
R_R13
23 V++ 3.18319e3
R_R14
V-- 23 3.18319e3
C_C3
23 V++ 10e-12
C_C4
V-- 23 10e-12
*
*Output Stage with Correction Current Sources
G_G11
26 V-- VOUT 23 12.5e-3
G_G12
27 V-- 23 VOUT 12.5e-3
G_G13
VOUT V++ V++ 23 12.5e-3
G_G14
V-- VOUT 23 V-- 12.5e-3
D_D7
23 24 DX
D_D8
25 23 DX
D_D9
V-- 26 DY
D_D10
V++ 26 DX
D_D11
V++ 27 DX
D_D12
V-- 27 DY
V_V5
24 VOUT -0.4
V_V6
VOUT 25 -0.4
R_R15
VOUT V++ 80
R_R16
V-- VOUT 80
.model PNP_LATERAL pnp(is=1e-016 bf=250
va=80
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model PNP_input pnp(is=1e-016 bf=100
va=80
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model DBREAK D(bv=43 rs=1)
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28108_208
FIGURE 68. SPICE NET LIST
相关PDF资料
PDF描述
SMBJ5.0CA-E3/51 TVS 600W 5V BIDIRECT SMB
SMBJ48CA-E3/51 TVS 600W 48V BIDIRECT SMB
154897-1 CONN RECPT FLAG 10-12AWG 0.375
735160 CONN RCPT FASTON 13-12AWG .250
181953-1 CONN UNINSUL TAB 0.250 90DEG
相关代理商/技术参数
参数描述
ISL28408FBZ-T7A 功能描述:运算放大器 - 运放 ISL28408FBZ 40V PREC SNG SUPPY R2R OUTPUT RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比(最小值):63 dB 输入补偿电压:1 mV 输入偏流(最大值):10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel
ISL28413 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Single, Dual, Quad General Purpose Micropower, RRIO Operational Amplifier
ISL28413FBZ 功能描述:IC OPAMP GP RRIO 2MHZ QD 14SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:仪表 电路数:2 输出类型:满摆幅 转换速率:5 V/µs 增益带宽积:- -3db带宽:2MHz 电流 - 输入偏压:0.5pA 电压 - 输入偏移:250µV 电流 - 电源:415µA 电流 - 输出 / 通道:48mA 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 工作温度:-55°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 产品目录页面:849 (CN2011-ZH PDF) 其它名称:296-12431-1296-12431-1-NDINA2331AIPWRCT
ISL28413FBZ-T13 功能描述:IC OPAMP GP RRIO 2MHZ QD 14SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有关文件:TS1854A View All Specifications 标准包装:50 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.25 V/µs 增益带宽积:630kHz -3db带宽:- 电流 - 输入偏压:16nA 电压 - 输入偏移:1000µV 电流 - 电源:162µA 电流 - 输出 / 通道:48mA 电压 - 电源,单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件
ISL28413FBZ-T7 功能描述:IC OPAMP GP RRIO 2MHZ QD 14SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有关文件:TS1854A View All Specifications 标准包装:50 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.25 V/µs 增益带宽积:630kHz -3db带宽:- 电流 - 输入偏压:16nA 电压 - 输入偏移:1000µV 电流 - 电源:162µA 电流 - 输出 / 通道:48mA 电压 - 电源,单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件