- 您现在的位置：买卖IC网 > PDF目录383129 > ISL3873AIK-TK (INTERSIL CORP) JT 32C 32#20 PIN WALL RECP PDF资料下载
参数资料
| 型号： | ISL3873AIK-TK |
| 厂商： | INTERSIL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | JT 32C 32#20 PIN WALL RECP |
| 中文描述： | 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192 |
| 封装： | 14 X 14 MM, PLASTIC, BGA-192 |
| 文件页数： | 13/42页 |
| 文件大小： | 778K |
| 代理商： | ISL3873AIK-TK |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
13
For 8-bit spaces, the ISL3873A dynamically configures pin
MUBE-/MA0/MWEH- cycle-by-cycle as the address LSB.
MWEL-/MWE- is the only write control, and MOE- is the read
output enable.
For 16-bit spaces constructed from 8-bit memories, the
ISL3873A dynamically configures pin MUBE-/MA0/MWEH-
cycle-by-cycle as the high byte write enable, MWEL- as the low
write enable signal, and MOE- as the read output enable.
For 16-bit spaces constructed from single-chip x16
memories (such as SRAMs), the ISL3873A dynamically
configures pin MUBE_/MA0/MWEH- cycle-by-cycle as the
upper byte enable. Pin MLBE- is connected as the low byte
enable, MWEL-/MWE- is the write control, and MOE- is the
read output enable.
These memory implementations require no external logic. The
memory spaces may each be constructed from any type of
memory desired. The only restriction is that a single memory
space must be constructed from the same type of memory; for
example, data space may not use both x8 and x16 memories,
it must be all x8, or all x16. This restriction does not apply
across memory spaces; e.g., code space may use a x8
memory and data space a single x16 memory, or code space
two x8 memories and data space a single x8 memory.
Serial EEPROM Interface
The ISL3873A contains a small on-chip ROM firmware which
was added to allow the CIS or CIS plus firmware image to be
transferred from an off-chip serial non-volatile memory device
to RAM aftera system reset. This allows a system configuration
without a parallel Flash device. The operating frequency of the
serial port is 400kHz with a voltage of 3.3V. Refer to Figure 8 for
additional details on configuring the serial memory to the
ISL3873A. The Power On Reset Configuration section in this
document provides additional details on memory selection and
control after a Reset condition.
PC Card Interface
PC Card Physical Interface
The Host interface is compatible to the PC Card 95 Standard
(PCMCIA v2.1). The ISL3873A Host Interface pins connect
directly to the correspondingly named pins on the PC Card
connector with no external components (other than resistors)
required. The ISL3873A operates as an I/O card using less
than 64 octet locations. Reads and writes to internal registers
and buffer memory are performed by I/O accesses. Attribute
memory (256 octets) is provided for the CIS table which is
located in external memory. Common memory is not used.
The following describes specific features of various pins:
HA[9:0]
Decoding of the system address space is performed by the
HCEx-. During I/O accesses HA[5:0] decode the register.
HA[9:6] are ignored when the internal HAMASK register is
set to the defaults used by the standard firmware. During
attribute memory accesses HA[9:1] are used.
HD[15:0]
The host interface is primarily designed for word accesses,
although all byte access modes are fully supported. See
HCE1-, HCE2- for a further description. Note that attribute
memory is specified for and operates with even bytes accesses
only.
HCE1-, HCE2-
The PC Card cycle type and width are controlled with the CE
signals. Word and Byte wide accesses are supported, using
the combinations of HCE1-, HCE2-, and HA0 as specified in
the PC Card standard.
HWE-, HOE-
HOE- and HWE- are only used to access attribute memory.
Common Memory, as specified in the PC Card standard, is
not used in the ISL3873A. HOE- is the strobe that enables
an attribute memory read cycle. HWE- is the corresponding
strobe for the attribute memory write cycle. The attribute
space contains the Card Information Structure (CIS) as well
as the Function Configuration Registers (FCR).
HIORD-, HIOWR-
HIORD- and HIOWR- are the enabling strobes for register
access cycles to the ISL3873A. These cycles can only be
performed once the initialization procedure is complete and
the ISL3873A has been put into IO mode.
HREG-
This signal must be asserted for I/O or attribute cycles. A
cycle where HREG- is not asserted will be ignored as the
ISL3873A does not support common memory.
HINPACK-
This signal is asserted by the ISL3873A whenever a valid I/O
read cycle takes place. A valid cycle is when HCE1-, HCE2-,
HREG-, and HIORD- are asserted, once the initialization
procedure is complete.
HWAIT-
Wait states are inserted in accesses using HWAIT-. The host
interface synchronizes all PC Card cycles to the internal
ISL3873A clock. The following wait states should be
expected:
Direct Read or Write to Hardware Register
1/2 to 1 MCLK assertion of HWAIT- for internal
synchronization.
Write to Memory Mapped Register, Buffer Access Path,
or Attribute Space (Post-Write)
The data required for the write cycle will be latched and
therefore only the synchronizing wait state will occur.
Until the queued cycle has actually written to the memory,
any subsequent access by the Host will result in a WAIT.
ISL3873A
相关PDF资料 |
PDF描述 |
|---|---|
| ISL3873A | Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873AIK | RES 0805 1/8W 5% 1.2KOHM |
| ISL3874IK96 | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL3874 | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
| ISL3874IK | Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL3873BIK | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: |
| ISL3873BIK-TK | 制造商:Intersil Corporation 功能描述:1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PBGA192 |
| ISL3873IK | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873IK96 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3874 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI |
发布紧急采购，3分钟左右您将得到回复。