参数资料
| 型号： | ISL51002CQZ-110 |
| 厂商： | Intersil |
| 文件页数： | 9/33页 |
| 文件大小： | 0K |
| 描述： | IC FRONT END 10BIT VID 128-MQFP |
| 标准包装： | 66 |
| 位数： | 10 |
| 通道数： | 3 |
| 功率（瓦特）： | 1.2W |
| 电压 - 电源，模拟： | 1.8V，3.3V |
| 电压 - 电源，数字： | 1.8V，3.3V |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-MQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
17
FN6164.3
February 29, 2012
0x29
Output Format 2, (0x00)
0
DATACLK Polarity
0: Pixel data changes on falling edge (default)
1: Pixel data changes on rising edge
1
FIELD output polarity
0: Odd = low, Even = high (default)
1: Odd = high, Even = low
2
Macrovision
0: Digitize Macrovision encoded signals (default)
1: Blank AFE output for Macrovision encoded signals. If
Macrovision is detected, AFE output is always 0x00 0x00
0x00 for RGB, or 0x00, 0x80, 0x80 for YUV.
3HSOUT Polarity
0: Active High (default)
1: Active Low
4HSOUT Lock Edge
0: HSOUT’s leading edge is locked to selected HSYNCIN’s
lockedge. Trailing edge moves forward in time as HSOUT
width is increased (default).
1: HSOUT’s trailing edge is locked to selected HSYNCIN’s
lockedge. Leading edge moves backward in time as HSOUT
width is increased.
5
XTALCLKOUT Frequency
0: XTALCLKOUT= fCRYSTAL (default)
1: XTALCLKOUT= fCRYSTAL/2
6
Enable XTALCLKOUT
0 = XTALCLKOUT is logic low (default)
1 = XTALCLKOUT enabled
0x2A
HSOUT Width, (0x10)
7:0
HSOUT Width
HSOUT Width in pixels, 0x00 to 0xFF. HSOUT Lock Edge
determines whether leading or trailing edge is locked to
HSYNCIN
0x2B
Output Signal Disable,
(0xFF)
Note: All digital outputs are
tristated by default to ease
multiplexing with other
AFEs
0
Tri-state Red
0 = Outputs enabled
1 = Outputs in tri-state
1
Tri-state Green
0 = Outputs enabled
1 = Outputs in tri-state
2
Tri-state Blue
0 = Outputs enabled
1 = Outputs in tri-state
3
Tri-state SYNC
0 = HSOUT, HSYNCOUT, VSYNCOUT enabled
1 = Outputs in tri-state
4
Tri-state DATACLK
0 = Output enabled
1 = Output in tri-state
5
Tri-state DATACLKb
0 = Output enabled
1 = Output in tri-state
6
Tri-state DE
0 = Output enabled
1 = Output in tri-state
7
Tri-state Field
0 = Output enabled
1 = Output in tri-state
0x2C
Power Control, (0x00)
0
Red Power Down
0 = Red ADC operational (default)
1 = Red ADC powered down
1
Green Power Down
0 = Green ADC operational (default)
1 = Green ADC powered down
2
Blue Power Down
0 = Blue ADC operational (default)
1 = Blue ADC powered down
3
PLL Power Down
0 = PLL operational (default)
1 = PLL powered down
Register Listing (Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相关PDF资料 |
PDF描述 |
|---|---|
| ISL5314IN | IC SYNTHESIZER DIGITAL 48-MQFP |
| ISL55100AIRZ-T | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL55100BIRZ | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL5627INZ | IC DAC DUAL 8BIT 3.3V 48-LQFP |
| ISL5629/2INZ | IC DAC 8BIT CMOS DUAL 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL51002CQZ-150 | 制造商:Intersil Corporation 功能描述:AFE VID 3ADC 10-BIT 1.8V/3.3V 128MQFP EP - Trays 制造商:Intersil 功能描述:10 BIT VID AFE MEASURE&AUTO-ADJUST 制造商:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| ISL51002CQZ-165 | 功能描述:IC FRONT END 10BIT VID 128-MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| ISL51002EVALZ | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| ISL51002-EVALZ | 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| ISL5100A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
发布紧急采购，3分钟左右您将得到回复。