- 您现在的位置：买卖IC网 > PDF目录10668 > ISL55142IVZ (Intersil)IC COMP CMOS HS 18V 20-TSSOP PDF资料下载
参数资料
| 型号： | ISL55142IVZ |
| 厂商： | Intersil |
| 文件页数： | 11/14页 |
| 文件大小： | 0K |
| 描述： | IC COMP CMOS HS 18V 20-TSSOP |
| 标准包装： | 74 |
| 类型： | 窗口 |
| 元件数： | 2 |
| 电压 - 电源，单路/双路(±)： | 10 V ~ 18 V |
| 电压 - 输入偏移（最小值）： | 50mV @ -3V，12V |
| 电流 - 输入偏压（最小值）： | 0.025µA @ -3V，12V |
| 电流 - 静态（最大值）： | 12.5mA |
| 传输延迟（最大）： | 15ns |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 安装类型： | 表面贴装 |
| 包装： | 管件 |
6
FN6230.3
April 4, 2013
Application Information
The ISL55141, ISL55142, ISL55143 provide 1, 2 and 4 dual
threshold, three-state window comparator(s) in TSSOP or
QFN footprints. They offer a combination of speed (10ns Tpd
and wide voltage range (18V). This product directly
addresses the need for unique common-mode
characteristics while supplying a power-down feature.
points for an example propagation delay measurement.
Typical room temperature results are displayed in Figure 11.
is increased in the horizontal axis from 50mV above and
below the reference (1.5V) up to 2.5V above and below the
1.5V reference.
Two lines are displayed in Figure 11. One represents the
rising-to-rising delay (tPDLH) and the other the
falling-to-falling delay (tPDHL).
Comparator Features
These three-state window comparators feature high output
current capability, and user defined high and low output levels
to interface with a wide variety of logic families. Each receiver
comprises two comparators and each comparator has an
independent threshold level input, making it easy to
implement (Minimum1-VIH)/(Maximum 0-VIL) logic level
comparator functions. The CVAX and CVBX pins set the
threshold levels of the A and B comparators respectively. VOH
and VOL set all the comparator output levels, and VOH must
be more positive than VOL. These two inputs are unbuffered
supply pins, so the sources driving these pins must provide
adequate current for the expected load. VOH and VOL
typically connect to the power supplies of the logic device
driven by the comparator outputs.
The truth table for the receivers is given in Table 1. Receiver
outputs are not tri-statable, and do not incorporate any on-chip
short circuit current protection. Momentary short circuits to
GND, or any supply voltage, will not cause permanent
damage, but care must be taken to avoid longer duration short
circuits. If tolerable to the application, current limiting resistors
can be inserted in series with the QAX and QBX outputs to
protect the receiver outputs from damage due to overcurrent
conditions.
Power-down Features
The ISL55141, ISL55142, ISL55143 PD pin provides a
means of reducing current consumption when the device is
not in use. Supply currents fall from ~7mA to less than 10A
in the power-down mode. The device requires approximately
10s to power-down and 15s to power-up.
Power Supply Bypassing and Printed Circuit
Board Layout
As with any high frequency device, good printed circuit
board layout is necessary for optimum performance. Ground
plane construction is highly recommended, lead lengths
should be as short as possible, and the power supply pins
must be well bypassed to reduce the risk of oscillation. For
normal single supply operation, where the VEE pin is
connected to ground, one 0.1F ceramic capacitor should be
placed from the VCC pin to ground. A 4.7F tantalum
capacitor should then be connected from the VCC pin to
ground. This same capacitor combination should be placed
at each supply pin to ground if split supplies are to be used.
Power Dissipation Considerations
Specifying continuous data rates, driver loads and driver
level amplitudes are key in determining power supply
requirements as well as dissipation/cooling necessities.
Driver output patterns also impact these needs. The faster
the pin activity, the greater the need to supply current and
remove heat.
FIGURE 3. tPD RECEIVER SWITCHING TEST CIRCUIT
FIGURE 4. tPD RECEIVER PROPAGATION DELAY
MEASUREMENT POINTS
Test Circuits and Waveforms (Continued)
+
-
+
-
VINP
QA
QB
+11 VCC
-3 VEE
CVA 1.5V
CVB 1.5V
+5V-VOH
VOL
QX
50mV
-50mV
tPDLH
VOH (≈5V)
VOL (≈0V)
50%
tPDHL
VINP
1.5V
CVA = CVB = 1.5V
ISL55141, ISL55142, ISL55143
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J7W-MY-F2 | CONVERTER MOD DC/DC 5.5V 50W |
| AD7894ARZ-3 | IC ADC 14BIT SRL T/H LP 8-SOIC |
| VI-J1P-MW-F3 | CONVERTER MOD DC/DC 13.8V 100W |
| AD9235BRUZ-40 | IC ADC 12BIT 40MSPS 28-TSSOP |
| VI-J1P-MW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL55142IVZEVAL1Z | 功能描述:EVALUATION BOARD FOR ISL55142IVZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ISL55142IVZ-T | 功能描述:IC COMP CMOS HS 18V 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| ISL55143 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High-Speed 18V CMOS Comparators |
| ISL55143IRZ | 功能描述:IC COMP CMOS HS 18V 36-TQFN RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| ISL55143IRZEVAL1Z | 功能描述:EVALUATION BOARD FOR ISL55143IRZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。