参数资料
| 型号： | ISL6225CAZA |
| 厂商： | Intersil |
| 文件页数： | 8/19页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR DDR DRAM, SDRAM 28QSOP |
| 标准包装： | 480 |
| 应用： | 控制器，DDR DRAM，SDRAM |
| 输入电压： | 5 V ~ 24 V |
| 输出数： | 2 |
| 输出电压： | 0.9 V ~ 5.5 V |
| 工作温度： | -10°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 28-SSOP/QSOP |
| 包装： | 管件 |
Description
Operation
The ISL6225 is a dual channel PWM controller intended for
use in power supplies for graphic chipset, SDRAM, DDR
1.5V, the power good (PGOOD), the mode control, and the
fault functions are enabled, as depicted in Figure 3.
DRAM or other low voltage power applications in modern
notebook and sub-notebook PCs. The IC integrates two
control circuits for two synchronous buck converters. The
1
EN
output voltage of each controller can be set in the range of
0.9V to 5.5V by an external resistive divider. Out-of-phase
operation with 180 degree phase shift reduces input current
2
0.9V
1.5 V
SOFT
ripple.
The synchronous buck converters can operate from either
3
VOUT
an unregulated DC source such as a notebook battery with a
voltage ranging from 5.0V to 24V, or from a regulated system
4
PGOO D
rail of 3.3V or 5V. In either mode of operation the controller is
biased from the +5V source.
Ch1 5.0V
Ch3 1.0V
Ch2 2.0V
Ch4 5.0V
M1.00ms
T SOFT = ----------------------------------
V O = ----------------------------------------------
The controllers operate in the current mode with input
voltage feed-forward for simplified feedback loop
compensation and reduced effect of the input voltage
variation. An integrated feedback loop compensation
dramatically reduces the number of external components.
Depending on the load level, converters can operate either
in a fixed-frequency mode or in a hysteretic mode. Switch-
over to the hysteretic mode operation at light loads improves
the converters' efficiency and prolongs battery run time. The
hysteretic mode of operation can be inhibited independently
for each channel if a variable frequency operation is not
desired.
The ISL6225 has a special means to rearrange its internal
architecture into a complete DDR solution. When DDR input
is set high, the second channel can provide the capability to
track the output voltage of the first channel. The buffered
reference voltage required by DDR memory chips is also
provided.
Initialization
The Power-On Reset (POR) function continually monitors
the bias supply voltage on the V CC pin and initiates soft-start
operation after the input supply voltage exceeds 4.5V.
Should this voltage drop lower than 4.0V, the POR disables
the chip.
Soft-Start
When soft-start is initiated, the voltage on the SOFT pin
starts to ramp gradually due to the 5 μ A current sourced into
the external soft-start capacitor. The output voltage starts to
follow the soft-start voltage.
When the SOFT pin voltage reaches a level of 0.9V, the
output voltage comes into regulation while the soft-start pin
voltage continues to rise. When the SOFT voltage reaches
8
FIGURE 3. START UP
This completes the soft-start sequence. Further rise of pin
voltage does not affect the output voltage. During the soft-
start, the converter always operates in continuous
conduction mode independently of the load level or FCCM
pin potential.
The soft-start time (the time from the moment when EN
becomes high to the moment when PGOOD is reported) is
determined by the following equation.
1.5V × Csoft
5 μ A
The time it takes the output voltage to come into regulation
can be obtained from the following equation.
T RISE = 0.6 × TSOFT
Having such a spread between the time when the output
voltage reaches the regulation point and the moment when
PGOOD is reported allows for a fault-safe test mode by
means of an external circuit that clamps the SOFT pin
voltage on the level 0.9V < V SOFT < 1.5V.
Output Voltage Program
The output voltage of either channel is set by a resistive divider
from the output to ground. The center point of the divider is
connected to VSEN pin as shown in Figure 4. The output
voltage value is determined by the following equation.
0.9V ? ( R1 + R2 )
R2
Where 0.9V is the value of the internal reference. The VSEN
pin voltage is also used by the controller for the power good
function and to detect Undervoltage and Overvoltage
conditions.
FN9049.7
December 28, 2004
相关PDF资料 |
PDF描述 |
|---|---|
| 2256-12L | POWER CHOKE 8.2UH MOLDED AXIAL |
| GCC49DREH-S93 | CONN EDGECARD 98POS .100 EYELET |
| HBM44DRYH-S13 | CONN EDGECARD 88POS .156 EXTEND |
| GCC44DRTI-S734 | CONN EDGECARD 88POS DIP .100 SLD |
| X40020S14I-A | IC VOLTAGE MONITOR DUAL 14-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6225CAZA-T | 功能描述:电流型 PWM 控制器 W/ANNEAL DL SWITCHER W/DRR OPTION 30V RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6225CAZ-T | 功能描述:IC CTRLR DDR DRAM, SDRAM 28QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6226 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Advanced PWM and Linear Power Controller for Portable Applications |
| ISL6226CA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: |
| ISL6226EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Advanced PWM and Linear Power Controller for Portable Applications |
发布紧急采购，3分钟左右您将得到回复。