- 您现在的位置：买卖IC网 > PDF目录17289 > ISL6266AEVAL1Z (Intersil)EVAL BOARD 1 FOR ISL6266A PDF资料下载
参数资料
| 型号： | ISL6266AEVAL1Z |
| 厂商： | Intersil |
| 文件页数： | 18/30页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 1 FOR ISL6266A |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
ISL6266, ISL6266A
Theory of Operation
The ISL6266A is a two-phase regulator implementing Intel?
V DD
IMVP-6 protocol and includes embedded gate drivers for
reduced system cost and board area. The regulator provides
optimum steady-state and transient performance for
microprocessor core applications up to 50A. System
efficiency is enhanced by idling one phase at low-current
and implementing automatic DCM-mode operation.
VR_ON
100μs
SOFT AND VO
10mV/μs
2.8mV/μs
VBOOT
90%
VID COMMANDED
VOLTAGE
The heart of the ISL6266A is R 3 Technology?, Intersil’s
Robust Ripple Regulator modulator. The R 3 modulator
combines the best features of fixed frequency PWM and
hysteretic PWM while eliminating many of their
shortcomings. The ISL6266A modulator internally
synthesizes an analog of the inductor ripple current and
CLK_EN#
IMVP-6 PGOOD
13 SWITCHING CYCLES
~7ms
uses hysteretic comparators on those signals to establish
PWM pulse widths. Operating on these large-amplitude,
noise-free synthesized signals allows the ISL6266A to
achieve lower output ripple and lower phase jitter than either
conventional hysteretic or fixed frequency PWM controllers.
Unlike conventional hysteretic converters, the ISL6266A has
an error amplifier that allows the controller to maintain a
0.5% voltage regulation accuracy throughout the VID range
from 0.75V to 1.5V.
The hysteresis window voltage is relative to the error
amplifier output such that load current transients results in
increased switching frequency, which gives the R 3 regulator
FIGURE 34. SOFT-START WAVEFORMS USING A 15nF SOFT
CAPACITOR
Static Operation
After the start sequence, the output voltage will be regulated
to the value set by the VID inputs shown in Table 1. The
entire VID table is presented in the intel IMVP-6
specification. The ISL6266A will control the no-load output
voltage to an accuracy of ±0.5% over the range of 0.75V to
1.5V.
TABLE 1. TRUNCATED VID TABLE FOR INTEL IMVP-6+
SPECIFICATION
VOUT
a faster response than conventional fixed frequency PWM
controllers. Transient load current is inherently shared
between active phases due to the use of a common
hysteretic window voltage. Individual average phase
voltages are monitored and controlled to equally share the
static current among the active phases.
Start-Up Timing
With the controller's VDD voltage above the POR threshold,
the start-up sequence begins when VR_ON exceeds the
3.3V logic HIGH threshold. Approximately 100μs later, SOFT
and VOUT begin ramping to the boot voltage of 1.2V. At
start-up, the regulator always operates in a 2-phase CCM
VID6
0
0
0
0
0
0
0
1
1
VID5
0
0
0
0
0
1
1
1
1
VID4
0
0
0
1
1
1
1
0
1
VID3
0
0
0
0
1
0
1
0
1
VID2
0
0
1
0
1
1
0
0
1
VID1
0
0
0
0
0
0
1
0
1
VID0
0
1
1
1
0
1
1
0
1
(V)
1.5000
1.4875
1.4375
1.2875
1.15
0.8375
0.7625
0.3000
0.0000
mode regardless of control signal assertion levels. During
this interval, the SOFT capacitor is charged by 41μA current
source. If the SOFT capacitor is selected to be 20nF, the
SOFT ramp will be at 2mV/μs for a soft-start time of 600μs.
Once VOUT is within 10% of the boot voltage for 13 PWM
cycles (43μs for frequency = 300kHz), then CLK_EN# is
pulled LOW and the SOFT capacitor is charged/discharged
by approximately 200μA. Therefore, VOUT slews at
10mV/μs to the voltage set by the VID pins. Approximately
7ms later, PGOOD is asserted HIGH. Typical start-up timing
is shown in Figure 34.
18
A fully-differential amplifier implements core voltage sensing
for precise voltage control at the microprocessor die. The
inputs to the amplifier are the VSEN and RTN pins.
As the load current increases from zero, the output voltage
will droop from the VID table value by an amount
proportional to current to achieve the IMVP-6+ load line. The
ISL6266A provides options for current to be measured using
either resistors in series with the channel inductors as shown
in the application circuit of Figure 33, or using the intrinsic
series resistance of the inductors as shown in the application
circuit of Figure 32. In both cases, signals representing the
inductor currents are summed at VSUM, which is the
non-inverting input to the DROOP amplifier shown in the
block diagram of Figure 1. The voltage at the DROOP pin
FN6398.3
June 14, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| 0210490779 | CABLE JUMPER 1.25MM .178M 9POS |
| TH3D156M020E0900 | CAP TANT 15UF 20V 20% 2917 |
| GBM10DCCD-S189 | CONN EDGECARD 20POS R/A .156 SLD |
| TH3D156K020E0900 | CAP TANT 15UF 20V 10% 2917 |
| RCM12DTKD-S288 | CONN EDGECARD 24POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6266AHRZ | 功能描述:IC CORE CTRLR 2PHASE 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6266AHRZ-T | 功能描述:IC CORE CTRLR 2PHASE 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6266AHRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6266AHRZ-T W/GOLD BOND WIRE ONLY - Tape and Reel |
| ISL6266AIRZ | 功能描述:IC CORE CTRLR 2PHASE 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6266AIRZ-T | 功能描述:IC CORE CTRLR 2PHASE 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。