参数资料
| 型号： | ISL6269BIRZ |
| 厂商： | Intersil |
| 文件页数： | 9/14页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 16-QFN |
| 标准包装： | 75 |
| 系列： | Robust Ripple Regulator™ (R³) |
| PWM 型： | 控制器 |
| 输出数： | 1 |
| 频率 - 最大： | 600kHz |
| 电源电压： | 5 V ~ 25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 16-VQFN 裸露焊盘 |
| 包装： | 管件 |
ISL6269B
I SEN ? R SEN = I D ? r DS ( ON )
VCC decays below the falling POR threshold voltage
VCC_THF . All other protection circuits function normally
minimum PWM frequency to a level beyond human hearing
when the output load current becomes low enough.
With FCCM pulled low, the converter will automatically enter
DEM after the PHASE pin has detected positive voltage,
while the LG gate-driver pin is high, for eight consecutive
PWM pulses. The converter will return to CCM on the
following cycle after the PHASE pin detects negative
voltage, indicating that the body diode of the low-side
MOSFET is conducting positive inductor current.
Overcurrent and Short-Circuit Protection
The overcurrent protection (OCP) and short circuit protection
(SCP) setpoint is programmed with resistor R SEN that is
connected across the ISEN and PHASE pins. The PHASE
pin is connected to the drain terminal of the low-side
MOSFET.
The SCP setpoint is internally set to twice the OCP setpoint.
When an OCP or SCP fault is detected, the PGOOD pin will
pulldown to 30 Ω and latch off the converter. The fault will
remain latched until the EN pin has been pulled below the
falling EN threshold voltage V ENTHF or if VVCC has decayed
below the falling POR threshold voltage VVCC_THF .
The OCP circuit does not directly detect the DC load current
leaving the converter. The OCP circuit detects the peak of
positive-flowing output inductor current. The low-side
MOSFET drain current I D is assumed to be equal to the
positive output inductor current when the high-side MOSFET
is off. The inductor current develops a negative voltage
across the r DS(ON) of the low-side MOSFET that is
measured shortly after the LG gate-driver output goes high.
The ISEN pin sources the OCP sense current I SEN, through
the OCP programming resistor R SEN, forcing the ISEN pin to
zero volts with respect to the GND pin. The negative voltage
across the PHASE and GND pins is nulled by the voltage
dropped across R SEN as I SEN conducts through it. An OCP
fault occurs if I SEN rises above the OCP threshold current
I OC while attempting to null the negative voltage across the
PHASE and GND pins. I SEN must exceed I OC on all the
PWM pulses that occur within 20μs. If I SEN falls below I OC
on a PWM pulse before 20μs has elapsed, the timer will be
reset. An SCP fault will occur within 10μs when I SEN
exceeds twice I OC. The relationship between I D and I SEN is
written as:
(EQ. 3)
The value of R SEN is then written as:
Where:
- R SEN ( Ω ) is the resistor used to program the
overcurrent setpoint
- I SEN is the current sense current that is sourced from
the ISEN pin
- I OC is the I SEN threshold current sourced from the ISEN
pin that will activate the OCP circuit
- I FL is the maximum continuous DC load current
- I PP is the inductor peak-to-peak ripple current
- OC SP is the desired overcurrent setpoint expressed as
a multiplier relative to I FL
Overvoltage Protection
When an OVP fault is detected, the PGOOD pin will pull
down to 60 Ω and latch-off the converter. The OVP fault will
remain latched until VVCC has decayed below the falling
POR threshold voltage VVCC_THF .
The OVP fault detection circuit triggers after the voltage
across the FB and GND pins has increased above the rising
overvoltage threshold V OVR. Although the converter has
latched-off in response to an OVP fault, the LG gate-driver
output will retain the ability to toggle the low-side MOSFET
on and off, in response to the output voltage transversing the
V OVR and V OVF thresholds.
Undervoltage Protection
When a UVP fault is detected, the PGOOD pin will pull down
to 95 Ω and latch-off the converter. The fault will remain
latched until the EN pin has been pulled below the falling EN
threshold voltage V ENTHF or if VVCC has decayed below the
falling POR threshold voltage VVCC_THF . The UVP fault
detection circuit triggers after the voltage across the FB and
GND pins has fallen below the undervoltage threshold V UV .
Over-Temperature
When the temperature of the ISL6269B increases above the
rising threshold temperature T OTR , the IC will enter an OTP
state that suspends the PWM , forcing the LG and UG
gate-driver outputs low. The status of the PGOOD pin does
not change nor does the converter latch-off. The PWM
remains suspended until the IC temperature falls below the
hysteresis temperature T OTHYS at which time normal PWM
operation resumes. The OTP state can be reset if the EN pin
is pulled below the falling EN threshold voltage V ENTHF or if
V
V
during OTP. It is likely that the IC will detect an UVP fault
because in the absence of PWM, the output voltage
? I
+ --------- ? ? OC SP ? r DS ( ON )
R SEN = ----------------------------------------------------------------------------
? FL 2 ?
I PP
I OC
9
(EQ. 4)
immediately decays below the undervoltage threshold V UV ;
the PGOOD pin will pulldown to 95 Ω and latch-off the
converter. The UVP fault will remain latched until the EN pin
has been pulled below the falling EN threshold voltage
V ENTHF or if VVCC has decayed below the falling POR
threshold voltage VVCC_THF .
FN6280.2
May 30, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6269IRZ | IC REG CTRLR BUCK PWM 16-QFN |
| ISL6271ACR-T | IC PMIC XSCALE PROCESSOR 20-QFN |
| ISL6273IRZ-T | IC BUCK SYNC ADJ 1.2A 10DFN |
| ISL62771IRTZ | IC PWM CTRLR MULTIPHASE 40TQFN |
| ISL62773IRZ-T | IC PWM REG MULTIPH AMD 48-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6269BIRZ-T | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6269CRZ | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6269CRZ-T | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6269EVAL2Z | 功能描述:EVALUATION BOARD FOR ISL6269 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6269IRZ | 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。