参数资料
| 型号： | ISL6312CRZ-T |
| 厂商： | Intersil |
| 文件页数： | 23/35页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，Intel VR10、VR11、AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.38 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
ISL6312
.
TDB = -------------------------- ? ? --------------------- ?
1 V VID
3 ? 0.00625 ?
VOUT, 500mV/DIV
(EQ. 20)
330 × 10
After the DAC voltage reaches the final VID setting, PGOOD
will be set to high with the fixed delay TDC. The typical value
for TDC can range between 1.5ms and 3.0ms.
TD1
TD2
TD3 TD4
TD5
VOUT, 500mV/DIV
EN_VTT
PGOOD
500μs/DIV
FIGURE 11. SOFT-START WAVEFORMS
TD1 is a fixed delay with the typical value as 1.40ms. TD3 is
TDA
EN_VTT
TDB
TDC
determined by the fixed 85μs plus the time to obtain valid
1.1 ? R SS
6.25 ? 25
VID voltage. If the VID is valid before the output reaches the
1.1V, the minimum time to validate the VID input is 500ns.
Therefore the minimum TD3 is about 86μs.
During TD2 and TD4, ISL6312 digitally controls the DAC
voltage change at 6.25mV per step. The time for each step is
determined by the frequency of the soft-start oscillator which
is defined by the resistor R SS from SS pin to GND. The
second soft-start ramp time TD2 and TD4 can be calculated
based on Equations 18 and 19:
TD2 = ------------------------ ( μ s ) (EQ. 18)
PGOOD
500μs/DIV
FIGURE 12. SOFT-START WAVEFORMS
Pre-Biased Soft-Start
The ISL6312 also has the ability to start up into a
pre-charged output, without causing any unnecessary
disturbance. The FB pin is monitored during soft-start, and
should it be higher than the equivalent internal ramping
reference voltage, the output drives hold both MOSFETs off.
( V VID – 1.1 ) ? R SS
6.25 ? 25
TD4 = ---------------------------------------------------- ( μ s )
(EQ. 19)
OUTPUT PRECHARGED
ABOVE DAC LEVEL
For example, when VID is set to 1.5V and the R SS is set at
100k Ω , the first soft-start ramp time TD2 will be 704μs and
the second soft-start ramp time TD4 will be 256μs.
NOTE: If the SS pin is grounded, the soft-start ramp in TD2
OUTPUT PRECHARGED
BELOW DAC LEVEL
and TD4 will be defaulted to a 6.25mV step frequency of
330kHz.
After the DAC voltage reaches the final VID setting, PGOOD
will be set to high with the fixed delay TD5. The typical value
for TD5 is 440μs.
GND>
GND>
T1 T2
T3
V OUT (0.5V/DIV)
EN (5V/DIV)
AMD Soft-Start
For the AMD 5-bit and 6-bit modes of operation, the
soft-start sequence is composed of three periods, as shown
in Figure 12. At the beginning of soft-start, the VID code is
immediately obtained from the VID pins, followed by a fixed
delay period TDA. After this delay period the ISL6312 will
begin ramping the output voltage to the desired DAC level at
a fixed rate of 6.25mV per step, with a stepping frequency of
330kHz. The amount of time required to ramp the output
voltage to the final DAC voltage is referred to as TDB, and
can be calculated as shown in Equation 20:
23
FIGURE 13. SOFT-START WAVEFORMS FOR ISL6312-BASED
MULTIPHASE CONVERTER
Once the internal ramping reference exceeds the FB pin
potential, the output drives are enabled, allowing the output
to ramp from the pre-charged level to the final level dictated
by the DAC setting. Should the output be pre-charged to a
level exceeding the DAC setting, the output drives are
enabled at the end of the soft-start period, leading to an
abrupt correction in the output voltage down to the DAC-set
level.
FN9289.6
February 1, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ECA50DTAZ-S273 | CONN EDGECARD 100PS R/A .125 SLD |
| GBC50DREI-S13 | CONN EDGECARD 100POS .100 EXTEND |
| EMM28DTBN-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| 250USG1000MEFCSN25X45 | CAP ALUM 1000UF 250V 20% SNAP-IN |
| AS1360-50-T | IC REG LDO 5V .25A SOT23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6312CRZ-TK | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6312CRZ-TR5312 | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6312CRZ-TR5338C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL6312IRZ | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6312IRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。