参数资料
型号: ISL6442IAZ-TK
厂商: Intersil
文件页数: 14/16页
文件大小: 0K
描述: IC REG TRPL BCK/LINEAR 24QSOP
标准包装: 1
拓扑: 降压(降压)同步(2),线性(LDO)(1)
功能: 任何功能
输出数: 3
频率 - 开关: 300kHz ~ 2.55MHz
电压/电流 - 输出 1: 控制器
电压/电流 - 输出 2: 控制器
电压/电流 - 输出 3: 控制器
带 LED 驱动器:
带监控器:
带序列发生器:
电源电压: 4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: *
封装/外壳: 24-SSOP(0.154",3.90mm 宽)
供应商设备封装: *
包装: 标准包装
其它名称: ISL6442IAZ-TKDKR
ISL6442
COMPENSATION BREAK FREQUENCY EQUATIONS
Linear Regulator Compensation
F Z1 = --------------------------------
F Z2 = ---------------------------------------------------
F P1 = -----------------------------------------------
2 π ? R2 ? ----------------------
F P2 = --------------------------------
1
2 π ? R2 ? C1
1
2 π ? ( R1 + R3 ) ? C3
1
C1 ? C2
C1 + C2
1
2 π ? R3 ? C3
(EQ. 19)
(EQ. 20)
(EQ. 21)
(EQ. 22)
DISCUSSION
The linear regulator controller controls an external pass
element, typically a PNP bipolar junction transistor; see
Figure 16 for reference. The error amplifier in the ISL6442
has approximately 72dB (V) of gain. The linear regulator
circuit must be compensated such that the gain of the
internal error amplifier crosses through 0dB with a slope of
20dB/decade. This allows easily predictable phase response
through the 0dB point. The output circuit has a dominant
pole determined by the output capacitance and the
F P1 = ---------------------------------------------------
2 π ? R OUT ? C OUT
Figure 15 shows an asymptotic plot of the DC/DC converter’s
gain vs. frequency. The actual Modulator Gain has a high gain
peak dependent on the quality factor (Q) of the output filter,
which is not shown. Using the previously mentioned guidelines
should yield a compensation gain similar to the curve plotted.
combination of the sense resistor and the output resistance
of the BJT.
1
(EQ. 23)
where:
R OUT = ------------------------------------------------
------------------------------------ + -----
r o
The open loop error amplifier gain bounds the compensation
gain. Check the compensation gain at F P2 against the
capabilities of the error amplifier. The closed loop gain, G CL , is
constructed on the log-log graph of Figure 15 by adding the
1
1 1
R301 + R302
(EQ. 24)
modulator gain, G MOD (in dB), to the feedback compensation
gain, G FB (in dB). This is equivalent to multiplying the
modulator transfer function and the compensation transfer
function and then plotting the resulting gain.
For most pass elements, r o is approximately 100k Ω .
It also has a zero determined by the ESR value of the output
capacitor and the Capacitance value of the output capacitor:
F Z1 = ---------------------------------------------------
F Z1 F Z2
F P1
F P2
MODULATOR GAIN
COMPENSATION GAIN
1
2 π ? R ESR ? C OUT
(EQ. 25)
CLOSED LOOP GAIN
OPEN LOOP E/A GAIN
The compensation network is composed of R300, C300, the
internal circuitry of the ISL6442, β (also know as h FE in data
sheets) of the pass element, and the Miller capacitance of
the pass element. The pole is located at:
20 log ? -------- ?
OSC
F P2 = ----------------------------------
0
R2
? R1 ?
d MAX ? V IN
20 log ---------------------------------
V
G FB
where:
1
2 π ? R X ? C X
(EQ. 26)
R X = ------------------------------------------------------------------------
-------------- + -------------------- + ------------------------
G CL
G MOD
1 1 1
1
R300 1.20k Ω 320 Ω ? β
(EQ. 27)
LOG
F LC
F CE
F 0
FREQUENCY
and:
F Z2 = -----------------------------------------------------------
FIGURE 15. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
A stable control loop has a gain crossing with close to a
-20dB/decade slope and a phase margin greater than 45°.
Include worst case component variations when determining
phase margin. The mathematical model presented makes a
number of approximations and is generally not accurate at
frequencies approaching or exceeding half the switching
frequency. When designing compensation networks, select
target crossover frequencies in the range of 10% to 30% of
the switching frequency, F SW .
14
C X = C300 + 180pF + C Miller
If C Miller is unspecified, use 1000pF.
The Zero is located at:
1
2 π ? ESR C300 ? C300
(EQ. 28)
(EQ. 29)
FN9204.2
October 31, 2008
相关PDF资料
PDF描述
AGM28DTMH CONN EDGECARD 56POS R/A .156 SLD
ECC28DCMS CONN EDGECARD 56POS .100 WW
AGM28DTMD CONN EDGECARD 56POS R/A .156 SLD
EMC65DREI-S13 CONN EDGECARD 130POS .100 EXTEND
EYM10DRMN-S288 CONN EDGECARD 20POS .156 EXTEND
相关代理商/技术参数
参数描述
ISL6442IAZ-TKS2715 制造商:Intersil Corporation 功能描述:BROADCOM, ISL6442IAZ-TK BUSINESS TRACKING REQUIREMENTS, SOLD - Tape and Reel
ISL6443AEVAL2Z 功能描述:EVALUATION BOARD FOR ISL6443A RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL6443AIRZ 功能描述:IC CTRLR SGL/STEP DOWN PWM 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 应用:热电冷却器 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.173",4.40mm 宽)裸露焊盘 供应商设备封装:28-TSSOP 裸露焊盘 包装:管件 产品目录页面:1410 (CN2011-ZH PDF)
ISL6443AIRZ-TK 功能描述:IC CTRLR SGL/STP DWN PWM 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件
ISL6443AIVZ 功能描述:IC CTRLR SGL/STP DWN PWM 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件